Samsung S5PC110, Руководство пользователя

Страница: 1297 / 2426

S5PC110_UM 2 1BCAMERA INTERFACE
2-50
CISCCTRLn Bit Description Initial State
0 = Enables for DMA output.
If FIFO mode is enabled, then the input mode should be DMA
input and WSWP bit at WINCON0(0xF800_0020) in LCD
controller should be ‘0’.
The FIFO mode output format is YCbCr4;4:4 3 Plane or RGB
24-bit. Its selection depends on OutFormat register.
OutFormat = RGB
→ RGB24bit. Other setting means
YCbCr4:4:4.
If interlace out end DMA input want to set together, Output
mode should be FIFO output
(ML=OO)
Interlace [25] Output scan method selection register. (RAW and JPEG input
formats are not available)
1 : Interlace scan out (Input data should be progressive mode)
0 : progressive scan out
Note) If this bit is configured by 0 for interlacced input, the
output is also interlaced format not converted into progressive
one.
(ML=OX) 0
MainHorRatio [24:16] Specifies horizontal scale ratio for main-scaler.
Note)
CAMIF1 : Refer to the gathering extension
register(MainHorRatio_ext).
(ML=OO)
0
ScalerStart [15] Specifies the Scaler start.
1 = Scaler start
0 = Scaler stop or scaler bypass
(ML=OO) 0
InRGB_FMT [14:13] Specifies input DMA RGB format.
00 = RGB565, 01 = RGB666
10 = RGB888, 11 = Reserved
(ML=OX)
0
OutRGB_FMT [12:11] Specifies output DMA RGB format.
00 = RGB565
01 = RGB666
10 = RGB888
11 = Reserved
(ML=OO)
0
Ext_RGB [10] Specifies input RGB data extension enable bit for conversion
of RGB565/666 mode to RGB888 mode.
1 = Extension
0 = normal
i) Input R = 5-bit in RGB565 mode
10100 -> 10100101 (Extension): [7]=[2], [6]=[1], [5]=[0]
10100 -> 10100000 (Normal) 0