![background image](http://html.mh-extra.com/html/nec/78k-0-series/78k-0-series_user-manual_19201270.webp)
CHAPTER 9 8-BIT TIMERS H0 AND H1
Preliminary User’s Manual U17260EJ3V1UD
270
(2) 8-bit timer H carrier control register 1 (TMCYC1)
This register controls the remote control output and carrier pulse output status of 8-bit timer H1.
This register can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to 00H.
Figure 9-7. Format of 8-Bit Timer H Carrier Control Register 1 (TMCYC1)
0
TMCYC1
0
0
0
0
RMC1
NRZB1
NRZ1
Address: FF6DH After reset: 00H R/W
Note
Low-level output
High-level output
Low-level output
Carrier pulse output
RMC1
0
0
1
1
NRZB1
0
1
0
1
Remote control output
Carrier output disabled status (low-level status)
Carrier output enabled status
(RMC1 = 1: Carrier pulse output, RMC1 = 0: High-level status)
NRZ1
0
1
Carrier pulse output status flag
<0>
Note
Bit 0 is read-only.
(3) Port mode register 1 (PM1)
This register sets port 1 input/output in 1-bit units.
When using the P15/TOH0 and P16/TOH1/INTP5 pins for timer output, clear PM15 and PM16 and the output
latches of P15 and P16 to 0.
PM1 can be set by a 1-bit or 8-bit memory manipulation instruction.
Reset signal generation sets this register to FFH.
Figure 9-8. Format of Port Mode Register 1 (PM1)
Address: FF21H After reset: FFH R/W
Symbol
7 6 5 4 3 2 1 0
PM1
PM17 PM16 PM15 PM14 PM13 PM12 PM11 PM10
PM1n
P1n pin I/O mode selection (n = 0 to 7)
0
Output mode (output buffer on)
1
Input mode (output buffer off)
Содержание 78K/0 Series
Страница 2: ...Preliminary User s Manual U17260EJ3V1UD 2 MEMO ...
Страница 10: ......
Страница 53: ...CHAPTER 3 CPU ARCHITECTURE Preliminary User s Manual U17260EJ3V1UD 53 Figure 3 6 Memory Map µPD78F0536 ...
Страница 120: ......