CHAPTER 5 PORT FUNCTIONS
Preliminary User’s Manual U17260EJ3V1UD
110
Figure 5-10. Block Diagram of P12 and P15
P12/SO10
P15/TOH0
WR
PU
RD
WR
PORT
WR
PM
PU12, PU15
Output latch
(P12, P15)
PM12, PM15
Alternate
function
EV
DD
P-ch
Selector
Internal bus
PU1
PM1
P1
P1:
Port register 1
PU1:
Pull-up resistor option register 1
PM1:
Port mode register 1
RD: Read
signal
WR
××
: Write
signal
Содержание 78K/0 Series
Страница 2: ...Preliminary User s Manual U17260EJ3V1UD 2 MEMO ...
Страница 10: ......
Страница 53: ...CHAPTER 3 CPU ARCHITECTURE Preliminary User s Manual U17260EJ3V1UD 53 Figure 3 6 Memory Map µPD78F0536 ...
Страница 120: ......