KEPCO KLP 10-150-1.2K, Руководство пользователя

Страница: 69 / 84

KLP031308
3-29
Setting a new virtual model resets the setpoints to zero Volts and minimum Amperes and resets
the OVP and OCP values to 120% of virtual model maximum. A minimum programmed current
is required to ensure proper operation of the power supply under all load conditions. Pro-
grammed current is automatically set to be at least the minimum current (actual value depends
on model, see Table 1-1). If DIP switch position 3 is enabled (see Table 2-2), stored setpoints
for voltage and current are cleared when the virtual model settings are saved.
FIGURE 3-13. VIRTUAL MODEL DIALOG BOX
3.4 REMOTE PROGRAMMING USING ANALOG SIGNALS
The voltage and current inputs (Vref and Cref, respectively) of the Analog I/O Port (see J2, Fig-
ure 2-2 and Table 2-2) are normally inactive. These are activated by connecting pin 12 of J2 to
one of the four GND pins: J2 pin 9, 11, 13 or 15 before turning the power supply on. Once the
power supply is turned on the status display reads
aRem
. While the power supply is in analog
remote mode, digital queries related to status and readback will be accepted and executed. The
following paragraphs provide detailed information for using analog programming signals.
NOTE: Optimum resolution is achieved with 10V programming input which is equivalent to full
scale. Decreasing the analog voltage equivalent to full scale (see PAR. 4.3.3) will
cause a corresponding decrease in programming resolution.
With the exception of Vref and Cref, all the other Analog I/O Port functions are active regardless
of the status of the analog control signal applied to J2 pin 12. These include internal relay:
RELAY_NO (pin 2), RELAY_COM (pin 4), RELAY_NC (pin 10); voltage and current readbacks:
VOLT_RBACK (pin 6) and CURR_RBACK (pin 7); external trigger: EXT_TRG (pin 14) and
remote inhibit: REM_INH (pin 8).
3.4.1 ENABLING/DISABLING THE OUTPUT USING ANALOG CONTROL
If the output has previously been enabled, the Remote Inhibit (
rINH
) signal applied to analog
I/O port pin 8 (see PAR. 2.7.9) allows the output to be enabled/disabled remotely. If the output is
already off, this signal has no effect; however if it is active, and an attempt is made to turn the
output on, the output will stay off and
rINH
will appear in the status display.
This signal is a TTL signal that can be programmed to be active (turn the output off) for either a
TTL high (logic 1) or TTL low (logic 0) (see PAR. 3.2.13.5.1).
If
rINH
is set to be active for low, an open condition at pin 8 causes the output state to default to
ON and the output will go to the levels programmed on
Vref
and
Cref
without warning.
If
rINH
is set to be active for high, an open condition at pin 8 causes the output to remain off. If
quick-boot (see PAR. 3.2.13.4) is off and
rINH
is set to high, upon power-up the status display
will flash
rINH
at the end of the start-up sequence to remind the user of this condition (see PAR.
3.2.1).