Intel
®
810A3 Chipset Design Guide
8-11
Design Checklist
Table 8-15. Display Cache Checklist
Checklist Line Items
Comments
CKE
4.7 K
Ω
pull-up resistor to VCC3.
Table 8-16. LPC Super I/O Checklist
Checklist Line Items
Comments
LPC_PME#
Do not connect LPC PME# to PCI PME#.
If the design requires the Super I/O to support wake from any suspend state, connect
Super I/O LPC_PME# to a resume well GPI on the ICH.
LPC_SMI#
This signal can be connected to any ICH GPI. The GPI_ROUTE register provides the
ability to generate an SMI# from a GPI assertion.
LFRAME#
This signal is actively driven by ICH and does not require a pullup resistor.
LAD[0:3]
No additional pull-up resistors required. These signals have integrated pullups in the
ICH.
LDREQ[0]#
This signal is actively driven by the Super I/O and does not require a pullup resistor.
Table 8-17. IDE Checklist
Checklist Line Items
Comments
CBLID#/PDIAG# (cable detect):
Refer to the latest design guide for the correct circuit.
NOTE: All ATA66 drives will have the capability to detect cables.
PDD[15:0], PDIOW#, PDIOR#,
PDREQ, PDDACK#, PIORDY,
PDA[2:0], PDCS1#, PDCS3#,
SDD[15:0], SDIOW#, SDIOR#,
SDREQ, SDDACK#, SIORDY,
SDA[2:0], SDCS1#, SDCS3#,
IRQ14, IRQ15
No external series termination resistors required on those signals with
integrated series resistors.
IDE Reset
This signal requires a 22–47 ohm series termination resistor and should
be connected to buffered PCIRST#.
PDD[15:0], SDD[15:0]
PDD7 and SDD7 need a 10 K
Ω
(approximate) pull-down resistor to
ground.
Refer to ATA ATAPI-4 specification.
PIORDY, SDIORDY
Need 1 K
Ω
(approximate) pull-up resistor to 5V.
IRQ14, IRQ15
Need 8.2 K
Ω
to 10 K
Ω
pull-up resistor to 5V.
PDDREQ, SDDREQ
Need 5.6 K
Ω
(approximate) pull-down resistor to ground.
CSEL
Need 470
Ω
(approximate) pull-down resistor to ground.
IDEACTP#, IDEACTS#
Can use a 10 K
Ω
(approximate) pull-up resistor to 5V for HD LED
implementation.
IOCS16#
Leave as No Connect.
Содержание 810A3
Страница 1: ...Intel 810A3 Chipset Platform Design Guide July 2000 Order Number 298186 002...
Страница 11: ...1 Introduction...
Страница 12: ...This page is intentionally left blank...
Страница 25: ...2 PGA370 Processor Design Guidelines...
Страница 26: ...This page is intentionally left blank...
Страница 41: ...3 SC242 Processor Design Guidelines...
Страница 42: ...This page is intentionally left blank...
Страница 51: ...4 Layout and Routing Guidelines...
Страница 52: ...This page is intentionally left blank...
Страница 92: ...Layout and Routing Guidelines 4 40 Intel 810A3 Chipset Design Guide This page is intentionally left blank...
Страница 93: ...5 Advanced System Bus...
Страница 94: ...This page is intentionally left blank...
Страница 114: ...Advanced System Bus Design 5 20 Intel 810A3 Chipset Design Guide This page is intentionally left blank...
Страница 115: ...6 Clocking...
Страница 116: ...This page is intentionally left blank...
Страница 123: ...7 System Design Considerations...
Страница 124: ...This page is intentionally left blank...
Страница 137: ...8 Design Checklist...
Страница 138: ...This page is intentionally left blank...
Страница 157: ...9 Third Party...
Страница 158: ...This page is intentionally left blank...
Страница 162: ...Third Party Vendor Information 9 4 Intel 810A3 Chipset Design Guide This page is intentionally left blank...
Страница 163: ...A PCI Devices Functions Registers Interrupts...
Страница 164: ...This page is intentionally left blank...