Intel 80C186EA, Руководство пользователя

Страница: 109 / 417

BUS INTERFACE UNIT
3-28
3.5.4 HALT Bus Cycle
Suspending the CPU reduces device power consumption and potentially reduces interrupt latency
time. The HLT instruction initiates two events:
1. Suspends the Execution Unit.
2. Instructs the BIU to execute a HALT bus cycle.
The Idle or Powerdown power management mode (or the absence of both of them, known as Ac-
tive Mode) affects the operation of the bus HALT cycle. The effects relating to BIU operation
and the HALT bus cycle are described in this chapter. Chapter 5, “Clock Generation and Power
Management,” discusses the concepts of Active, Idle and Powerdown power management modes.
After executing a HALT bus cycle, the BIU suspends operation until one of the following events
occurs:
•
An interrupt is generated.
•
A bus HOLD is generated (except when Powerdown mode is enabled).
•
A DMA request is generated (except when Powerdown mode is enabled).
•
A refresh request is generated (except when Powerdown mode is enabled).
Figure 3-25 shows the operation of a HALT bus cycle. The address/data bus either floats or drives
during T1, depending on the next bus cycle to be executed by the BIU. Under most instruction
sequences, the BIU floats the address/data bus because the next operation would most likely be
an instruction prefetch. However, if the HALT occurs just after a bus write operation, the ad-
dress/data bus drives either data or address information during T1. A19:16 continue to drive the
previous bus cycle information under most instruction sequences (otherwise, they drive the next
prefetch address). The BIU always operates in the same way for any given instruction sequence.
The Chip-Select Unit prevents a programmed chip-select from going active during a HALT bus
cycle. However, chip-selects generated by external decoder circuits must be disabled for HALT
bus cycles.