ADST
ADF
Channel 0 (AN
0
)
Channel 1 (AN
1
)
Channel 2 (AN
2
)
Channel 3 (AN
3
)
ADDRA
ADDRB
ADDRC
ADDRD
Continuous A/D conversion
Set
Clear
Clear
A/D conversion
time
Waiting
A/D conver-
sion
➀
Waiting
A/D conver-
sion
➃
Waiting
Waiting
A/D conver-
sion
➁
Waiting
A/D conver-
sion
Waiting
Waiting
A/D conver-
sion
➂
Waiting
Waiting
Transfer
A/D conver-
sion result
➀
A/D conversion result
➃
A/D conversion result
A/D conversion result
➂
➁
➝
➝
➝
➄
*
1
indicates execution of a software instruction
Data undergoing conversion when ADST bit is cleared are ignored.
➝
Notes:
*
1
*
1
*
2
*
1
*
2
Figure 9-3. A/D Operation in Scan Mode (when Channels 0 to 2 are Selected)
221
Содержание H8/326 Series
Страница 67: ...58 ...
Страница 121: ...112 ...
Страница 274: ... 3 Clock Settling Timing Ø VCC RES STBY tOSC1 tOSC1 Figure 14 8 Clock Setting Timing 265 ...
Страница 279: ...270 ...