Fuji Electric FRENIC-VG Series, Руководство пользователя

Страница: 206 / 346

6-130
6.6.5.2 Connection diagram of direct parallel connection control system
6.6.5.2-1 Double-multiplex direct parallel connection
・
For safety, design the external circuit so that all inverter units should coast to stop when an alarm occurs (30x
operation).
The following shows an example of two inverters used in direct parallel connection.
This connection diagram shows a configuration which has considered operation with reduced number of
units. When operation with reduced number of units will not be conducted, elimination of inverter output
contactors and simplification of operation sequence is possible.
OPC-VG1-TBSI S
TX
o33=2
o34=1
o50=0
→
[RDY]
→
[AL
M
]
[Y5A
]
[Y5C]
[30A
]
[30B
]
[30C
]
Inverter
ready to
run
Alarm
output
(for any
alarm)
INV1
FRENIC-VG
Stack
Master
[BX
]
[CM]
BX
1
X
R0,T
0
R1,T
1
[M-
CH2
]
MC
H1
X
[FWD]
FD
X
[RE
SET
]
RS
T
X
[RE
V
]
RD
X
[PG-CCL]
PG
C
L1
X
[M
T
-CCL]
MT
C
L1
X
1
[11] [12] [RT
1
]
[TH1]
[PGP]
Slav
e
52-1
IM
PG
RX
U,V,
W
[PGM]
[PA]
[PB]
[THC]
P(+),N(-
)
DCF1,2
DCF1
OPC-VG1-TBSI S
TX
o33=2
o34=1
o50=1
[CM
]
BX2
X
R0
,T0
R1
,T1
[M-CH2]
MC
H2X
[F
W
D
]
FD
X
[R
ESE
T]
RS
TX
[R
EV]
RD
X
[P
G-CCL]
[MT-CCL
]
[1
1]
[1
2]
[TH1]
[PGP]
RX
U,V,
W
[PGM]
[PA]
[PB]
[THC]
P(+),N(-
)
DCF1,2
DCF2
52-2
NTC
MCA-VG1
-CPG
CH1
CH
２
SEL
MCH2X
Opt
ical f
iber
cable
Speed
setting
DC
com
m
on
※
[RT1]
[RUN
]
[C
M
Y
]
Inver
ter
runnin
g
[CM]
[PLC]
+
-
→
[RDY]
→
[A
L
M
]
[Y
5A]
[Y
5C]
[3
0A]
[3
0B]
[3
0C]
[B
X]
[SW-M2]
+
-
INV2
FRENIC-VG
Stack
Slave
[RUN] [CMY]
[CM
]
[P
LC]
+
-
[S
W
-M
2
]
Moto
r M2
sele
cted
+
-
PG
CL2X
MT
CL2X
1
For
the
fans
Au
xi
liar
y po
w
e
r inp
ut
[NT
C
-CCL]
[NTC-CCL]
RUN
1X
M12
X
RUN
2X
M22
X
Inverter
ready to
run
Alarm
output
(for any
alarm)
In
verte
r
run
ning
Mo
tor M2
se
le
ct
ed
Fo
r th
e con
trol cir
cuit
F
or th
e fa
ns
Auxiliary p
ower
input
F
or
the co
ntro
l circuit
Speed
setting
*Be sure to connect inverter units to the DC common.