Interrupts and Events Registers
4.7.2.21 CPUIRQSEL20 Register (Offset = 50h) [reset = Dh]
CPUIRQSEL20 is shown in
and described in
Output Selection for CPU Interrupt 20
Figure 4-30. CPUIRQSEL20 Register
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
RESERVED
EV
R-0h
R-Dh
Table 4-35. CPUIRQSEL20 Register Field Descriptions
Bit
Field
Type
Reset
Description
31-7
RESERVED
R
0h
Software must not rely on the value of a reserved. Writing any other
value than the reset value may result in undefined behavior.
6-0
EV
R
Dh
Read only selection value
Dh = GPT2B interrupt event, controlled by GPT2:TBMR
293
SWCU117C – February 2015 – Revised September 2015
Interrupts and Events
Copyright © 2015, Texas Instruments Incorporated