Public Version
McBSP Register Manual
www.ti.com
Table 21-40. McBSP3 Registers Mapping Summary (continued)
Register Name
Type
Register
Address Offset
Physical Address
Width (Bits)
RW
32
0x0000 0050
0x4902 4050
RW
32
0x0000 0054
0x4902 4054
RW
32
0x0000 0058
0x4902 4058
RW
32
0x0000 005C
0x4902 405C
RW
32
0x0000 0060
0x4902 4060
RW
32
0x0000 0064
0x4902 4064
RW
32
0x0000 0068
0x4902 4068
RW
32
0x0000 006C
0x4902 406C
RW
32
0x0000 0070
0x4902 4070
RW
32
0x0000 0074
0x4902 4074
RW
32
0x0000 0078
0x4902 4078
R
32
0x0000 007C
0x4902 407C
RW
32
0x0000 0080
0x4902 4080
RW
32
0x0000 0084
0x4902 4084
RW
32
0x0000 0088
0x4902 4088
RW
32
0x0000 008C
0x4902 408C
RW
32
0x0000 0090
0x4902 4090
RW
32
0x0000 0094
0x4902 4094
RW
32
0x0000 00A0
0x4902 40A0
RW
32
0x0000 00A4
0x4902 40A4
RW
32
0x0000 00A8
0x4902 40A8
RW
32
0x0000 00AC
0x4902 40AC
RW
32
0x0000 00B0
0x4902 40B0
R
32
0x0000 00B4
0x4902 40B4
R
32
0x0000 00B8
0x4902 40B8
RW
32
0x0000 00BC
0x4902 40BC
R
32
0x0000 00C0
0x4902 40C0
Table 21-41. McBSP4 Registers Mapping Summary
Register Name
Type
Register
Address Offset
Physical Address
Width (Bits)
R
32
0x0000 0000
0x4902 6000
W
32
0x0000 0008
0x4902 6008
RW
32
0x0000 0010
0x4902 6010
RW
32
0x0000 0014
0x4902 6014
RW
32
0x0000 0018
0x4902 6018
RW
32
0x0000 001C
0x4902 601C
RW
32
0x0000 0020
0x4902 6020
RW
32
0x0000 0024
0x4902 6024
RW
32
0x0000 0028
0x4902 6028
RW
32
0x0000 002C
0x4902 602C
RW
32
0x0000 0030
0x4902 6030
RW
32
0x0000 0034
0x4902 6034
RW
32
0x0000 0038
0x4902 6038
RW
32
0x0000 003C
0x4902 603C
RW
32
0x0000 0040
0x4902 6040
RW
32
0x0000 0044
0x4902 6044
3158
Multi-Channel Buffered Serial Port
SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated