Register Map and Descriptions
Chapter 4
AT-MIO-64F-5 User Manual
4-38
© National Instruments Corporation
DAQ Clear Register
Accessing the DAQ Clear Register location clears the data acquisition circuitry.
Address:
Base a 19 (hex)
Type:
Read-only
Word Size:
8-bit
Bit Map:
Not applicable, no bits used.
Strobe Effect:
Cancels any data acquisition operation in progress, empties the ADC FIFO,
clears the OVERRUN bit in Status Register 1, clears the OVERFLOW bit in
Status Register 1, clears the DAQCOMP bit in Status Register 1, clears any
pending ADC interrupt, and resets the configuration memory to the initial value
(no values are lost).
Note:
If the channel configuration memory contains valid information and no new values are
to be added before restarting the data acquisition sequence, the CONFIGMEMLD
Register should be strobed following a DAQ Clear strobe.
Summary of Contents for AT-MIO-64F-5
Page 13: ......
Page 16: ......
Page 200: ......
Page 201: ......
Page 202: ......
Page 203: ......
Page 204: ......
Page 205: ......
Page 206: ......
Page 207: ......
Page 208: ......
Page 209: ......
Page 210: ......
Page 211: ......
Page 212: ......
Page 213: ......
Page 214: ......
Page 215: ......
Page 216: ......
Page 217: ......
Page 218: ......
Page 219: ......
Page 220: ......
Page 221: ......
Page 222: ......
Page 223: ......
Page 224: ......
Page 225: ......
Page 226: ......
Page 227: ......
Page 228: ......
Page 229: ......
Page 230: ......
Page 231: ......
Page 232: ......
Page 233: ......
Page 234: ......
Page 235: ......
Page 236: ......
Page 237: ......
Page 238: ......