
Register Map and Descriptions
Chapter 4
AT-MIO-64F-5 User Manual
4-28
© National Instruments Corporation
Bit
Name
Description (continued)
Primary MIO Connector
Selected Analog Input Channels
CHANSEL<5..0>
Single-Ended
Differential
(+)
(-)
000000
000001
000010
000011
000100
000101
000110
000111
001000
001001
001010
001011
001100
001101
001110
001111
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
0 and 8
1 and 9
2 and 10
3 and 11
4 and 12
5 and 13
6 and 14
7 and 15
0 and 8
1 and 9
2 and 10
3 and 11
4 and 12
5 and 13
6 and 14
7 and 15
5-3
CH_GAIN<2..0>
Channel Gain Select Ð These three bits control the gain setting of
the input PGIA for the selected channel. The following gains can
be selected on the AT-MIO-64F-5:
CH_GAIN<2..0>
Actual Gain
000
0.5
001
1
010
2
011
5
100
10
101
20
110
50
111
100
2CHAN_LAST
Channel Last Ð This bit should be set in the last entry of the scan
sequence loaded into the channel configuration memory. More
than one occurrence of the CHAN_LAST bit is possible in the
configuration memory list for the interval-scanning mode. For
example, there can be multiple scan sequences in one memory list.
Summary of Contents for AT-MIO-64F-5
Page 13: ......
Page 16: ......
Page 200: ......
Page 201: ......
Page 202: ......
Page 203: ......
Page 204: ......
Page 205: ......
Page 206: ......
Page 207: ......
Page 208: ......
Page 209: ......
Page 210: ......
Page 211: ......
Page 212: ......
Page 213: ......
Page 214: ......
Page 215: ......
Page 216: ......
Page 217: ......
Page 218: ......
Page 219: ......
Page 220: ......
Page 221: ......
Page 222: ......
Page 223: ......
Page 224: ......
Page 225: ......
Page 226: ......
Page 227: ......
Page 228: ......
Page 229: ......
Page 230: ......
Page 231: ......
Page 232: ......
Page 233: ......
Page 234: ......
Page 235: ......
Page 236: ......
Page 237: ......
Page 238: ......