Dynamic Engineering PCIe3IP, User Manual

Page: 20 / 71

Embedded Solutions
Page 20 of 71
PCIe5IP Address Map
Function Offset Size
Registers – IP[2:0] 0x000 – 0x3FF 1K Bytes
ID Space – IP0 0x400 to 0x47F 128 Bytes
ID Space – IP1 0x480 to 0x4FF 128 Bytes
ID Space – IP2 0x500 to 0x57F 128 Bytes
ID Space – IP3 0x580 to 0x5FF 128 Bytes
ID Space – IP4 0x600 to 0x67F 128 Bytes
Reserved 0x680 to 0x7FF 384 Bytes
IO Space – IP0 0x800 to 0x87F 128 Bytes
IO Space – IP1 0x880 to 0x8FF 128 Bytes
IO Space – IP2 0x900 to 0x97F 128 Bytes
IO Space – IP3 0x980 to 0x9FF 128 Bytes
IO Space – IP4 0xA00 to 0xA7F 128 Bytes
Reserved 0xA80 to 0xBFF 384 Bytes
INT Space – IP0 0xC00 to 0xC7F 128 Bytes
INT Space – IP1 0xC80 to 0xCFF 128 Bytes
INT Space – IP2 0xD00 to 0xD7F 128 Bytes
INT Space – IP3 0xD80 to 0xDFF 128 Bytes
INT Space – IP4 0xE00 to 0xE7F 128 Bytes
Reserved 0xE80 to 0xFFF 384 Bytes
Reserved 0x1000 to 0x7F_FFFF 8 MB-4KB
MEM Space – IP0 0x080_0000 to 0x0FF_FFFF 8 MB
MEM Space – IP1 0x100_0000 to 0x17F_FFFF 8 MB
MEM Space – IP2 0x180_0000 to 0x1FF_FFFF 8 MB
MEM Space – IP3 0x200_0000 to 0x27F_FFFF 8 MB
MEM Space – IP4 0x280_0000 to 0x2FF_FFFF 8 MB
Reserved 0x300_0000 to 0x3FF_FFFF 16 MB
Figure 5
PCIe5IP Base Address Map