www.dadehpardazan.ir 88594014-15
3.3 I/O Signal Allocations
3-27
3
Wi
ri
ng and
C
onne
ctio
n
<Input signal polarities>
Input signal polarities are as follows when sequence input circuit is connected to a sink circuit. If connected to
a source circuit, polarities are reversed. For details, refer to
.
(4) Checking Input Signals
Input signal status can be checked using the input signal monitor (Un005). As for the input signal monitor
(Un005), refer to
3.3.2
Output Signal Allocations
Output signals can be allocated to I/O signal connectors (CN1) in accordance with the parameter setting of
Pn50E, Pn50F, Pn510, and Pn512.
(1) Checking Factory Settings
Factory settings can be checked using the following parameters.
Signal
Level
Voltage Level
Contact
ON
Low (L) level
0 V
Close
OFF
High (H) level
24 V
Open
Pn50E
Allocates /COIN signal to CN1-25, -26.
Allocates /V-CMP signal to CN1-25, -26.
Allocates /TGON signal to CN1-27, -28.
Allocates /S-RDY signal to CN1-29, -30.
Analog
Pn50F
Not to use /CLT signal.
Not to use /VLT signal.
Not to use /BK signal.
Not to use /WARN signal.
Analog
Pn510
Not to use /NEAR signal.
Reserved (Cannot be changed)
Not to use /PSELA signal.
Reserved (Cannot be changed)
Analog
Pn512
Not to invert CN1-25, -26 output signals.
Not to invert CN1-27, -28 output signals.
Not to invert CN1-29, -30 output signals.
Reserved (Cannot be changed)
Analog
Summary of Contents for SGDV SERVOPACK
Page 23: ...www dadehpardazan ir 88594014 15 xxii ...
Page 53: ...www dadehpardazan ir 88594014 15 2 Panel Operator 2 10 ...
Page 203: ...www dadehpardazan ir 88594014 15 5 Operation 5 11 5 Precautions for Safety Functions 5 86 ...
Page 275: ...www dadehpardazan ir 88594014 15 6 Adjustments 6 9 7 Position Integral 6 72 ...