43
HDMI_TX_D14
Video Data bus
3.3-V
PIN_N25
HDMI_TX_D15
Video Data bus
3.3-V
PIN_P26
HDMI_TX_D16
Video Data bus
3.3-V
PIN_P21
HDMI_TX_D17
Video Data bus
3.3-V
PIN_R24
HDMI_TX_D18
Video Data bus
3.3-V
PIN_R26
HDMI_TX_D19
Video Data bus
3.3-V
PIN_AB26
HDMI_TX_D20
Video Data bus
3.3-V
PIN_AA24
HDMI_TX_D21
Video Data bus
3.3-V
PIN_AB25
HDMI_TX_D22
Video Data bus
3.3-V
PIN_AC25
HDMI_TX_D23
Video Data bus
3.3-V
PIN_AD25
HDMI_TX_CLK
Video Clock
3.3-V
PIN_AJ28
HDMI_TX_DE
Data Enable Signal for Digital Video.
3.3-V
PIN_Y26
HDMI_TX_HS
Vertical Synchronization
3.3-V
PIN_U26
HDMI_TX_VS
Horizontal Synchronization
3.3-V
PIN_U25
HDMI_TX_INT
Interrupt Signal
1.2-V
PIN_T12
I2C_SCL
I2C Clock
2.5-V
PIN_B7
I2C_SDA
I2C Data
2.5-V
PIN_G11
3
3
.
.
9
9
A
A
u
u
d
d
i
i
o
o
I
I
n
n
t
t
e
e
r
r
f
f
a
a
c
c
e
e
The board provides high-quality 24-bit audio via the Analog Devices SSM2603 audio CODEC
(Encoder/Decoder). This chip supports microphone-in, line-in, and line-out ports, with a sample rate
adjustable from 8 kHz to 96 kHz. The SSM2603 is controlled via a serial I2C bus interface, which
is connected to pins on the Cyclone V GX FPGA. A schematic diagram of the audio circuitry is
shown in
. Detailed information on using the SSM2603 codec is available in its
datasheet, which can be found on the manufacturer’s website, or under the Datasheets\Audio
CODEC folder on the Kit System CD
lists the Audio Codec pin assignments and signal names relative to the Cyclone V GX
device.
