TeleChips TCC720, User Manual

Page: 134 / 143

TCC720
BOOTING PROCEDURE
32-bit RISC Microprocessor for Digital Media Player
Dec. 16. 2002
Preliminary Spec 0.51
14 - 4
1 byte unit. (0xFF or others)
i) TCC720 enables UART as 9600 baud, none parity bit, 1 stop bit, and 7 data bits.
ii) It receives initial code size of 16bit.
iii) Receive a code of 32bit with order of MSB first and then 1 bit even parity information.
iv) If parity check is succeeded, TCC720 transfer an acknowledgement of 0xFF, or it
transfers 0x00, so a host must check if the transfer is succeeded or not.
v) After all of codes are transferred TCC720 branches to address 0x00000000.
This procedure is illustrated in figure 14.2.
consist of 16 consequtive bytes
transfer with MSB first order
Mode Setting
(9600 baud, None Parity, 1 Stop bit, 7 Data bits)
Receive the size of Initial Codes ( = SIZE)
Receive 1 word
consist of 32 consequtive bytes
transfer with MSB first order
Receive 1 bit of parity
Parity is even, that is, if the
number of ones in the received
word is even, the parity bit is 0.
Parity OK ?
No
Yes
Send ACK (= '0xff') Send NACK (= '0x00')
SIZE == 0 ?
Write the received code to SRAM
SIZE = SIZE - 4
Jump to SRAM (0x00000000)
Yes
No
Figure 14.2 UART booting procedure