![Tektronix TDS 500C Performance Verification Manual Download Page 136](http://html1.mh-extra.com/html/tektronix/tds-500c/tds-500c_performance-verification-manual_1079136136.webp)
Warranted Characteristics
2–20
TDS 500C, TDS 600B & TDS 700C Performance Verification and Specifications
Table 2–12: Warranted characteristics — Triggering system
Name
Description
Sensitivity, Edge-Type Trigger, Coupling
e
1
Trigger source
Sensitivity
set to “DC”
1
Any Channel
Auxiliary
TDS 620B & 644B: 0.35 division from DC to 50 MHz, increasing to
1 division at 500 MHz
TDS 680B & 684B: 0.35 division from DC to 50 MHz, increasing to
1 division at 1 GHz MHz
TDS 500C, 724C, & 754C: 0.35 division from DC to 50 MHz,
increasing to 1 division at 500 MHz
TDS 784C: 0.35 division from DC to 50 MHz, increasing to
1 division at 1 GHz
TDS 600B: 250 mV from DC to 50 MHz, increasing to 500 mV at
100 MHz
TDS 500C, 724C, & 754C: 400 mV from DC to 50 MHz,
increasing to 750 mV at 100 MHz
TDS 784C: 250 mV from DC to 50 MHz, increasing to
500 mV at 100 MHz
Accuracy (Time) for Pulse-Glitch or
P l e Wi
Tri
eri
Time range
Accuracy
Pulse-Width Triggering
1 ns to 1
m
s
1.02
m
s to 1 s
±
(20% of s 0.5 ns)
±
(100 ns + 0.01% of Setting)
Input Signal Sync Amplitude for Stable
Triggering, NTSC and PAL modes
(Option 05 Video Trigger)
Field selection “Odd”, “Even”, or “All”: 0.6 division to 4 divisions
Field selection “Numeric”: 1 division to 4 divisions (NTSC mode)
Jitter (Option 05 Video Trigger)
60 ns
p-p
on NTSC or PAL signal
1
The minimum sensitivity for obtaining a stable trigger. A stable trigger results in a uniform, regular display triggered on
the selected slope. The trigger point must not switch between opposite slopes on the waveform, and the display must not
“roll” across the screen on successive acquisitions. The TRIG’D LED stays constantly lighted when the SEC/DIV setting
is 2 ms or faster but may flash when the SEC/DIV setting is 10 ms or slower.
Table 2–13: Warranted characteristics — Output ports, probe compensator, and power requirements
Name
Description
Logic Levels, Main- and Delayed-Trigger
p
Characteristic
Limits
Outputs
Vout (HI)
Vout (LO)
≥
2.5 V open circuit;
≥
1.0 V into a 50
W
load to ground
≤
0.7 V into a load of
≤
4 mA;
≤
0.25 V into a 50
W
load to ground
Summary of Contents for TDS 500C
Page 4: ......
Page 15: ...Performance Verification Procedures ...
Page 16: ......
Page 115: ...Specifications ...
Page 116: ......
Page 132: ...Nominal Traits 2 16 TDS 500C TDS 600B TDS 700C Performance Verification and Specifications ...
Page 147: ......
Page 148: ......