![background image](http://html1.mh-extra.com/html/omron/3g3ax-mx2-drt-e/3g3ax-mx2-drt-e_user-manual_740780039.webp)
25
Faults and Trips
Section 4-5
Step 7
Set the Rotation Speed Reference (see
APPENDIX B Assembly Specification
on page 43) of the Inverter in the 2
nd
I/O output word to 10.00 Hz.
Step 8
Set the Torque Reference of the Inverter in the 3
rd
I/O output word to 20%.
Step 9
Set the FWD bit to put the Inverter in run mode. The motor will accelerate to a
constant forward output frequency.
Step 10
Override the input terminal 3 (CI3) to enable torque command input.
The motor either accelerates or decelerates depending on the load. The out-
put frequency is limited by the P039 setting. The output torque is given by
d012.
Step 11
To change the torque command direction, clear the FWD bit and set the REV
bit.
The motor decelerates and accelerates in the opposite direction. The output
frequency is limited by the P040 setting.
Note
As an alternative for the overriding of input terminal 3 from the network at step
10, also the physical input terminal can be used.
4-5
Faults and Trips
4-5-1
External Trip
You may want to trip the Inverter from your PLC program. Not all assemblies
support setting the external trip by using a bit in IO Data. Basically there are
two options:
• Select an assembly which support this trip set in the output data.
• Using explicit message to set the Force Fault/Trip attribute in the Control
Supervisor Object ( Class 29 Hex, Instance 01 Hex, Attribute 11 Hex).
The two Extended Control IO assemblies (Output 101, Input 151) contains the
FFL (Force Fault/Trip) bit and can be used for this feature.
Step 1
Follow the instructions sections
3-1 Installation of EDS files
and
3-2 Configur-
ing the Option Board
to configure the assemblies.
Step 2
Set bit 8 (FFL) of the first word of the output data to trip the Inverter.
The alternative is to use the explicit message mechanism to generate the
external trip. Please refer to
APPENDIX E DeviceNet Explicit Messages
example 3 for a description how to do this.
4-5-2
Clearing a Trip
When the inverter trips due to a fault condition first analyse the trip cause as
explained in section
5-1 Troubleshooting Using the LED Indicators
on page 33
or section
5-3 Maintenance and Inspection
on page 38.
Notice that the FLT bit is set (present in all output assemblies) when the
Inverter trips.
!WARNING
In the event the Inverter is in a Trip state, be sure to investigate the cause of
this Trip state thoroughly before clearing the Trip. Not checking the cause may
result in unexpected operation.
Step 1
Please clear the FWD and REV bits in your PLC program when a rising edge
is detected on FLT.
Step 2
Set the RST bit of the output assembly to clear the trip.
Summary of Contents for 3G3AX-MX2-DRT-E
Page 6: ...vi...
Page 14: ...xiv Compliance with EC Directives...
Page 20: ...6 Introduction to DeviceNet Section 1 3...
Page 46: ...32 Monitoring additional Inverter status using COS Section 4 9...
Page 56: ...42 APPENDIX A...
Page 68: ...54 Extended Speed and Acceleration Control IO 110 111 APPENDIX B...
Page 84: ...70 AC DC Drive Object Class 0x2A APPENDIX D...