310
µ
PD78214 Sub-Series
(c)
If a new NMI request occurs during execution of an NMI service program (when the NMIS bit is reset to 0 by
the current NMI service program after the NMI request occurs)
(d) If two new NMI requests occur during execution of an NMI service program (when the NMIS bit is not
manipulated by the current NMI service program)
Main routine
(NMIS = 1)
NMI request
N
MI
request
N
MI
request
Pending, because NMIS = 1
Pending, because NMIS = 1
Although NMI request is issued
more than once, it is accepted
only once.
Cautions 1. A macro service request is accepted and processed even when a nonmaskable interrupt service program is running. To disable
macro service processing during execution of the nonmaskable interrupt service program, cause the nonmaskable interrupt
service program to manipulate the mask register so that no macro service will not occur.
2. If the IE bit of the PSW is set to 1, for example, by executing the EI instruction in the nonmaskable interrupt service program,
maskable interrupt requests assigned high priority are made acceptable. If a maskable interrupt with high priority occurs during
execution of the nonmaskable interrupt service program, a service program for the maskable interrupt runs. If the IE and ISP
bits of the PSW are set to 1, interrupt requests with low priority will also occur, thus causing the interrupt service program to
run. An RETI instruction will be used to return from the maskable interrupt service program. The RETI instruction resets the
NMIS bit to 0, thus enabling nonmaskable interrupt requests even when multiple-interrupt handling should not be performed
for nonmaskable interrupts during execution of the nonmaskable interrupt service program to which a return was just made.
To inhibit multiple-interrupt handling for nonmaskable interrupt requests, do not enable interrupts during execution of the
nonmaskable interrupt service program.
Main routine
(NMIS = 1)
NMI request
NMI
request
NMIS
←
0
Pending,
because NMIS = 1
Pending NMI request is
accepted when NMIS = 0.
Summary of Contents for PD78212
Page 11: ......
Page 53: ...24 ...
Page 61: ...32 µPD78214 Sub Series 9 VSS Ground 10 NC non connection Not connected inside the chip ...
Page 65: ...36 ...
Page 83: ...54 ...
Page 135: ...106 ...
Page 271: ...242 ...
Page 405: ...376 ...
Page 417: ...388 ...
Page 423: ...394 ...
Page 449: ...420 ...
Page 457: ...428 ...
Page 471: ...442 ...
Page 487: ...458 ...