278
µ
PD78214 Sub-Series
10.6.2 Command Signal (CMD)
The command signal is the SB0 line going from high to low while the SCK line is high (the serial clock is not output).
The master device outputs this signal.
Fig. 10-15 Command Signal
SCK
SB0
"H"
The slave device contains the hardware to detect the command signal.
10.6.3 Address
The master device outputs an address, which is 8-bit data, to select one of the slave devices connected to the bus
line.
Fig. 10-16 Address
SCK
SB0
1
2
3
4
5
6
7
8
Address
A7
A6
A5
A4
A3
A2
A1
A0
Command signal
Bus release signal
The 8-bit data output following the bus release signal and command signal is defined as an address. In a slave
device, the hardware detects the condition and the hardware or software checks whether the 8-bit data matches
its own number (slave address). If the 8-bit data matches a slave address, the slave device is selected. This slave
device communicates with the master device until the slave is disconnected from the master.
Fig. 10-17 Selecting a Slave Device by Its Address
Master
Sends address for
slave 2
Slave 1
Not selected
Slave 2
Selected
Slave 3
Not selected
Slave 4
Not selected
Summary of Contents for PD78212
Page 11: ......
Page 53: ...24 ...
Page 61: ...32 µPD78214 Sub Series 9 VSS Ground 10 NC non connection Not connected inside the chip ...
Page 65: ...36 ...
Page 83: ...54 ...
Page 135: ...106 ...
Page 271: ...242 ...
Page 405: ...376 ...
Page 417: ...388 ...
Page 423: ...394 ...
Page 449: ...420 ...
Page 457: ...428 ...
Page 471: ...442 ...
Page 487: ...458 ...