Intel 87C196CA, Supplement To User’S Manual

Page: 11 / 136

1-1
CHAPTER 1
GUIDE TO THIS MANUAL
This document is a supplement to the 8XC196Kx, 8XC196Jx, 87C196CA Microcontroller Family
User’s Manual. It describes the differences between the 8XC196Lx and the 8XC196Kx family of
microcontrollers. For information not found in this supplement, please consult the 8XC196Kx,
8XC196Jx, 87C196CA Microcontroller Family User’s Manual (order number 272258) or the
8XC196Lx datasheets listed in the “Related Documents” section of this chapter.
1.1 MANUAL CONTENTS
This supplement contains several chapters, an appendix, a glossary, and an index. This chapter,
Chapter 1, provides an overview of the supplement. This section summarizes the contents of the
remaining chapters and appendixes. The remainder of this chapter provides references to related
documentation.
Chapter 2 — Architectural Overview — compares the features of the 8XC196Lx microcon-
troller family with those of the 8XC196Kx microcontroller family and describes the 87C196LA,
LB internal clock circuitry.
Chapter 3 — Address Space — describes the addressable memory space of the 52-pin
8XC196Lx, lists the peripheral special-function registers (SFRs), and provides tables of WSR
values for windowing higher memory into the lower register file for direct access.
Chapter 4 — Standard and PTS Interrupts — describes the additional interrupts for the
87C196LB’s J1850 communications controller peripheral and the SFRs that support those inter-
rupts.
Chapter 5 — I/O Ports — describes the port differences and explains the change in the port reset
state from a “logic 1” to a “logic 0” on the 87C196LA, LB.
Chapter 6 — Synchronous Serial I/O Port — describes the enhanced synchronous serial I/O
(SSIO) port and explains how to program the two additional peripheral SFRs.
Chapter 7 — Event Processor Array — describes the event processor array channel differenc-
es.
Chapter 8 — J1850 Communications Controller — describes the 87C196LB’s integrated
J1850 controller and explains how to configure it.
Chapter 9 — Minimum Hardware Considerations — describes device reset options through
the reset source register, and discusses hardware design considerations.
Chapter 10 — Special Operating Modes — illustrates the internal clock control circuitry of the
87C196LA, LB and describes how to enter and exit on-circuit emulation (ONCE) mode.
Chapter 11 — Programming the Nonvolatile Memory — describes the memory maps and rec-
ommended circuits to support programming of the 87C196LA, LB’s 24 Kbytes of OTPROM.