Layout and Routing Guidelines
4-30
Intel
®
810A3 Chipset Design Guide
4.14.4
Recommendation for Intel Platforms
The following tables are examples of components that meet Intel’s recommendations, when
configured in the topology presented in
Figure 4-29
.
To satisfy damping requirements, total series resistance in the filter (from V
CC
CORE
to the top plate of
the capacitor) must be at least 0.35
Ω
. This resistor can be in the form of a discrete component, or
routing, or both. For example, if the picked inductor has a minimum DCR of 0.25
Ω
, then a routing
resistance of at least 0.10
Ω
is required. Be careful not to exceed the maximum resistance rule
(2
Ω
). For example, if using discrete R1, the maximum DCR of the L should be less than
2.0 - 1.1 = 0.9
Ω
, which precludes using some inductors.
Other routing requirements:
•
C should be close to PLL1 and PLL2 pins, < 0.1
Ω
per route. These routes do not count
towards the minimum damping R requirement.
•
PLL2 route should be parallel and next to PLL1 route (minimize loop area).
•
L should be close to C; any routing resistance should be inserted between V
CC
CORE
and L.
•
Any discrete R should be inserted between V
CC
CORE
and L.
Table 4-8. Inductor
Part Number
Value
Tol
SRF
Rated I
DCR
TDK MLF2012A4R7KT
4.7 uH
10%
35 MHz
30 mA
0.56
Ω
(1W max)
Murata LQG21N4R7K00T1
4.7 uH
10%
47 MHz
30 mA
0.7
Ω
(±50%)
Murata LQG21C4R7N00
4.7 uH
30%
35 MHz
30 mA
0.3
Ω
max
Table 4-9. Capacitor
Part Number
Value
Tolerance
ESL
ESR
Kemet T495D336M016AS
33 uF
20%
2.5 nH
0.225
Ω
AVX TPSD336M020S0200
33 uF
20%
TBD
0.2
Ω
Table 4-10. Resistor
Value
Tolerance
Power
Note
1
Ω
10%
1/16 W
Resistor may be implemented with trace resistance, in which
discrete R is not needed
Figure 4-31. Using Discrete R
L
C
<0.1 ohm route
PLL2
PLL1
370-Pin
Socket
<0.1 ohm route
R
VCC
C O R E
Discrete Resistor
Summary of Contents for 810A3
Page 1: ...Intel 810A3 Chipset Platform Design Guide July 2000 Order Number 298186 002...
Page 11: ...1 Introduction...
Page 12: ...This page is intentionally left blank...
Page 25: ...2 PGA370 Processor Design Guidelines...
Page 26: ...This page is intentionally left blank...
Page 41: ...3 SC242 Processor Design Guidelines...
Page 42: ...This page is intentionally left blank...
Page 51: ...4 Layout and Routing Guidelines...
Page 52: ...This page is intentionally left blank...
Page 93: ...5 Advanced System Bus...
Page 94: ...This page is intentionally left blank...
Page 115: ...6 Clocking...
Page 116: ...This page is intentionally left blank...
Page 123: ...7 System Design Considerations...
Page 124: ...This page is intentionally left blank...
Page 137: ...8 Design Checklist...
Page 138: ...This page is intentionally left blank...
Page 157: ...9 Third Party...
Page 158: ...This page is intentionally left blank...
Page 163: ...A PCI Devices Functions Registers Interrupts...