![background image](http://html.mh-extra.com/html/emerson/pm8560/pm8560_user-manual_101424046.webp)
Central Processing Unit:
Processor Reset and Clocking Signals
Pm8560 User’s Manual
10006609-03
3-10
Table 3-4:
MPC8560 Chip Selects
PROCESSOR RESET AND CLOCKING SIGNALS
The MPC8560 external reset and clocking signals include:
HRESET*:
Hard Reset input completely resets the MPC8560 and causes a power-on reset (POR)
sequence.
HRESET_REQ*:
Hard Reset Request output causes internal block requests that HRESET* be asserted. This
can be requested by a hardware device, for example a watchdog timer event.
SRESET*:
Soft Reset input causes a machine check interrupt assertion to the e500 core and the CPM
to undergo its soft reset sequence.
READY:
Ready output means the MPC8560 has completed the reset operation and is not in a power-
down (nap, doze, or sleep) or debug state.
SYS_CLK:
System Clock is the primary clock input to the e500 core and all the devices and interfaces
that operate synchronously with the core.
RTC:
Real-Time Clock is an input to the MPC8560. Optionally, it can be used to clock the e500
core timer facilities and by the MPC8560 PIC global timer facilities.
MPC8560 Exception Handling
Each type of CPU exception transfers control to a different address in the vector table. The
vector table normally occupies the first 8 kilobytes of RAM (with a base address of
0000,0000
16
) or flash (with a base address of E000,0000
16
). An unassigned vector position
may be used to point to an error routine or for code or data storage.
Select:
Assignment:
CS0*
Soldered flash (default boot device)
CS1*
Flash 0
CS2*
Flash 1
CS3*
Socketed flash
CS4*
Programmable Logic Device (PLD)
CS5*
Framer
Summary of Contents for Pm8560
Page 8: ...Contents continued Pm8560 User s Manual 10006609 03 vi ...
Page 10: ...Pm8560 User s Manual 10006609 03 viii blank page ...
Page 12: ...Pm8560 User s Manual 10006609 03 x blank page ...
Page 14: ...Pm8560 User s Manual 10006609 03 ii blank page ...
Page 36: ...Setup Troubleshooting Pm8560 User s Manual 10006609 03 2 12 ...
Page 54: ...Serial I O Baud Rate Selection Pm8560 User s Manual 10006609 03 5 4 ...
Page 62: ...TDM Interface Rear Panel I O Connector P14 Pm8560 User s Manual 10006609 03 6 8 ...
Page 72: ...PCI Bus Interface PMC Connector Pin Assignments Pm8560 User s Manual 10006609 03 7 10 ...
Page 112: ...Development Mezzanine Card Troubleshooting Pm8560 User s Manual 10006609 03 10 12 ...
Page 138: ...Monitor Download Formats Pm8560 User s Manual 10006609 03 11 26 ...
Page 144: ...Index continued Pm8560 User s Manual 10006609 03 i 4 ...