Dini Group DN9002K10PCI, User Manual

Page: 88 / 169

H A R D W A R E
The source code for the MCU firmware (“Flash”) is provided in
D:\Source Code\MCU\FLASH
as a Keil Studios MicroVision 2.11 project file.
6.5.2 Activity LED
A yellow LED located next to the USB connector flickers when there is USB activity.
6.5.3 Configuration FPGA
The MCU unit controls all of the configuration circuits on the DN9002K10PCI, but it does not
have sufficient IO to access all of the configuration signals. For IO expansion, the MCU’s
external memory bus is connected to a Virtex 5 LX40 FPGA. This FPGA provides a memory-
mapped interface to all of its IO. This bus is called the ‘Configuration Bus’.
The configuration FPGA is connected to all of the configuration signals of the Virtex 5 FPGAs,
the temperature sensors, status LEDs, SmartMedia card, CompactFlash card, reset buttons,
Main Bus switches, RS232 ports, clock synthesizer control signals, global clock multiplexer
control signals, FPGA clock inputs, the Main Bus, and an 300-pin expansion header.
The source code for the Configuration FPGA is provided in
D:\Source Code\ConfigFPGA
This project can be compiled using Xilinx ISE version 7.1i SP4 or later. Your board may have
been build using an LX80 FF1148 or an LX40 FF1148 for the configuration FPGA.
6.5.4 Power
The DN9002K10PCI does not draw any power from the USB connector. Hot-plugging the
DN9002K10PCI is acceptable.
6.6 Troubleshooting
If you cannot get USB to communicate with your design over Main Bus, please try using the
USB Controller software with your design, and using the Dini Group reference design with your
software. This will help determine whether the software or the hardware is causing the error.
6.6.1 USB Controller Freezes
The Vendor requests on the DN9002K10PCI are blocking. Only one can be completed at a
time. This includes vendor requests that take a very long time like “Configure from
CompactFlash” (10 seconds). During this time USB Controller, a single-threaded application,
freezes when any Vendor Request is issued. (All the time).
The only way to work-around this issue is to create a separate board-interaction thread.
6.6.2 Main Bus always returns 0x______ (Error Codes)
0xDEADDEAD
Main Bus timeout. The VALID signal on Main Bus was never asserted. See the Main Bus
section for details. Your FPGA may not be configured.
DN9002K10PCI User Guide www.dinigroup.com 78