![Altera Cyclone IV Device Handbook Download Page 300](http://html1.mh-extra.com/html/altera/cyclone-iv/cyclone-iv_device-handbook_2910785300.webp)
1–20
Chapter 1: Cyclone IV Transceivers Architecture
Receiver Channel Datapath
February 2015
Altera Corporation
lists the synchronization state machine parameters for the word aligner in
this mode.
After deassertion of the
rx_digitalreset
signal in automatic synchronization state
machine mode, the word aligner starts looking for the synchronization code groups,
word alignment pattern or its complement in the received data stream. When the
programmed number of valid synchronization code groups or ordered sets are
received, the
rx_syncstatus
signal is driven high to indicate that synchronization is
acquired. The
rx_syncstatus
signal is constantly driven high until the programmed
number of erroneous code groups are received without receiving intermediate good
groups; after which the
rx_syncstatus
signal is driven low. The word aligner
indicates loss of synchronization (
rx_syncstatus
signal remains low) until the
programmed number of valid synchronization code groups are received again.
In addition to restoring word boundaries, the word aligner supports the following
features:
■
Programmable run length violation detection—detects consecutive 1s or 0s in the
data stream, and asserts run length violation signal (
rx_rlv
) when a preset run
length threshold (maximum number of consecutive 1s or 0s) is detected. The
rx_rlv
signal in each channel is clocked by its parallel recovered clock and is
asserted for a minimum of two recovered clock cycles to ensure that the FPGA
fabric clock can latch the
rx_rlv
signal reliably because the FPGA fabric clock
might have phase differences, ppm differences (in asynchronous systems), or both,
with the recovered clock.
lists the run length violation circuit detection
capabilities.
Table 1–4. Synchronization State Machine Parameters
Parameter
Allowed Values
Number of erroneous code groups received to lose synchronization
1–64
Number of continuous good code groups received to reduce the
error count by one
1–256
Table 1–5. Run Length Violation Circuit Detection Capabilities
Supported Data Width
Detector Range
Increment Step
Settings
Minimum
Maximum
8-bit
4
128
4
10-bit
5
160
5
Summary of Contents for Cyclone IV
Page 10: ...x Chapter Revision Dates Cyclone IV Device Handbook March 2016 Altera Corporation Volume 1...
Page 14: ...I 2 Section I Device Core Cyclone IV Device Handbook March 2016 Altera Corporation Volume 1...
Page 274: ...vi Contents Cyclone IV Device Handbook February 2015 Altera Corporation Volume 2...
Page 440: ...iv Contents Cyclone IV Device Handbook December 2016 Altera Corporation Volume 3...
Page 442: ...vi Chapter Revision Dates Cyclone IV Device Handbook December 2016 Altera Corporation Volume 3...
Page 446: ......