IA
|DI|
a
b
a>b
DIPU
One cycle
delay
VA
a
b
a>b
One cycle
delay
DVPU
|DV|
a
b
a>b
AND
DVDI detection Phase 1
VPPU
DVDI detection Phase 2
Same logic as for phase 1
IB
VB
DVDI detection Phase 3
Same logic as for phase 1
IC
VC
a
b
a<b
VA
IA
a
b
a>b
50P
AND
AND
52A
OR
OR
AND
a
b
a<b
VB
IB
a
b
a>b
AND
AND
OR
OR
AND
a
b
a<b
VC
IC
a
b
a>b
AND
AND
OR
OR
AND
OR
FuseFailDetDVDI
DVDI Detection
ANSI10000034-2-en.vsd
0
20 ms
0
1.5 cycle
ANSI10000034 V2 EN
Figure 158:
Simplified logic diagram for DV/DI detection part
1MRK 502 048-UUS A
Section 11
Secondary system supervision
337
Technical manual
Summary of Contents for 650 series
Page 1: ...Relion 650 series Generator protection REG650 ANSI Technical manual ...
Page 2: ......
Page 44: ...38 ...
Page 62: ...56 ...
Page 68: ...62 ...
Page 156: ...150 ...
Page 198: ...192 ...
Page 512: ...506 ...
Page 644: ...638 ...
Page 714: ...708 ...
Page 777: ...771 ...