![Tektronix 2440 Скачать руководство пользователя страница 55](http://html1.mh-extra.com/html/tektronix/2440/2440_user-manual_1078860055.webp)
Theory of O peration— 2440 S ervice
to move stored data out to the Waveform Data bus via the
Data Bus buffer. This data is written either into the
Waveform Save Memory or into an internal register of the
Waveform
for processing, depending on the display
requirements.
Most transfers from Acquisition Memory are straight
out of Acquisition Memory, through the Waveform Data
Buffer, and into a corresponding memory location in
Waveform Save Memory. However, the Waveform
n
P
sometimes disables the Waveform Data Buffer and reads
the data directly into its own internal register via the Data
Bus Buffer. The Waveform ^P then processes it according
to tasks assigned by the System juP, using routines stored
in its own ROM. For instance, in Envelope mode the
Waveform mP will read (into a second internal register) the
corresponding byte stored in Waveform Save Memory
from the previous acquisition. If the new byte, stored in
the first internal register, is determined to be a new max or
min value, the Waveform
n P
uses it to replace the previ
ous value in Waveform Save Memory.
It should be noted that the Waveform Save Memory is
a paged RAM memory. The Waveform yP uses a paged
address scheme to load waveform data into one of six
possible sections, depending on the source (CH 1 or CH 2)
or the destination (REF1, REF2, etc) of the waveform.
Observe also that the Waveform Save Memory RAMs are
supplied power by the Standby Circuit when instrument
power is off, allowing for preservation of the waveform
data stored in each of the six sections. See the “ Detailed
Circuit Description" for more information concerning the
structuring of the Waveform Save Memory and operation
of the Standby Power circuit.
D ata T ran sfer to Display M em ory
Once an acquisition is stored in the Waveform Save
Memory, it must be moved to the proper locations in
Display Memory, from where it is converted back to an
analog signal for display. The Waveform ^P updates each
section of Display Memory at the proper time, based on
internal routines stored in Waveform Processor ROM and
timing supplied by the Secondary Clocks via the Waveform
Processor Clock and Bus Grant Decoding circuit. The
Waveform
n P
also writes attribute changes (such as
changes in horizontal position) to the Display Memory
(when assigned the task by the System mP).
The Waveform
nP
addresses (in parallel) both the
Waveform Save Memory and the Display RAMs via the
Address Multiplexer (diagram 17). The System
tiP
gates
the address through to the Display Memory (the Vertical,
Horizontal, and Attribute RAMs on diagram 16) via the
Display Control Register (diagram 17). The Waveform
ixP
then clocks the data out of its memory into the appropri
ate Display RAM.
D ata T ra n s fer to Display DACs
When the System
n P
initiates the display of the data
stored in Display Memory, it writes (via its data bus) the
starting address of that data to the Display Counter
(diagram 17). It also outputs an address that latches, via
the Register Select Circuit, the starting address into the
Display Counter. Simultaneously, data from the System /uP
initiates, via the Display Control Register (diagram 17), a
strobe to the Display State Machine. The Display State
Machine then signals the Address Multiplexer, gating the
address(es) output by the Display Counter through to
Display Memory (diagram 16), and begins to gate a clock
from the Display Clocks circuit to the Display Counter. The
Display Counter increments for each (display) clock cycle,
accessing successive addresses in Display Memory as the
System mP clocks the data out of Display Memory.
The System
n P
uses data writes to the Mode-Control
Register (diagram 17) to select which portion of the
Display Memory (Vertical, Horizontal, or Attribute) or which
register (Volts Cursors or Time Cursors) is selected for
output to the Vertical or Horizontal DACs. The System
n P
also uses the Mode-Control Register to select, via the
Horizontal Data Buffers, whether the waveform data in the
Horizontal Ram is applied to the Horizontal or Vertical
DAC, allowing either YT or XY displays.
It should be noted that the incrementing addresses sup
plied via the address latch are also applied to the Ramp
Buffer.
Since each incremental
address corresponds
directly to the data byte it addresses, and since the output
of the Ramp Buffer (diagram 16) will be converted to a
staircase waveform by the Horizontal DAC, the addresses
can provide the horizontal deflection (or “ramp’’) neces
sary for YT displays.
D ata Display
Data, waveform or other, is converted to two comple
mentary output currents by each Display DAC. These
currents are analog in nature, but reflect the ± 256-bit
resolution of the DACs. Therefore, the current outputs are
a series of discrete analog levels (or steps, if the current is
varying), each level corresponding to the 8-bit byte applied
to the DAC.
The differential current outputs from the Horizontal and
Vertical DACs are converted to single-ended voltages at
the input to the Display Output circuitry. Those voltages
then drive either the corresponding Horizontal and Vertical
Vector Generators (diagram 18) for vector displays or the
Horizontal and Vertical Output Amplifiers directly for dot
displays.
3-13
Содержание 2440
Страница 4: ......
Страница 12: ......
Страница 37: ...Specification 2440 Service Dimensions are in inches mm 4918 39 1 25 Figure 1 1 Dimensional drawing ...
Страница 38: ......
Страница 91: ...Theory of Operation 2440 Service 3 49 Figure 3 5 Simplified CCD architecture ...
Страница 120: ...Theory of Operation 2440 Service Figure 3 10 DC Restorer 3 78 ...
Страница 123: ...Theory of Operation 2440 Service SOURCE ACCEPTOR 4 9 1 7 1 2 3 81 Figure 3 11 GPIB data flow diagram ...
Страница 130: ...Theory of Operation 2440 Service 3 88 ...
Страница 136: ...Theory of Operation 2440 Service Figure 3 15 PWM Regulator and Inverter 3 94 ...
Страница 138: ...Theory of Operation 2440 Service Figure 3 16 PWM switching waveforms 3 96 ...
Страница 208: ......
Страница 322: ......
Страница 419: ......
Страница 423: ...2440 Service Figure 9 4b 2440 Block diagram part 2 6330 27 BLOCK DIAGRAM PART 2 ...
Страница 427: ......
Страница 428: ...2440 Service WAVEFORMS FOR DIAGRAM 1 6 2 8 5 3 2 ...
Страница 429: ......
Страница 432: ...2440 Service WAVEFORMS FOR DIAGRAM 2 BUS ISOLATED 6 6 0 3 4 9 ...
Страница 433: ...WAVEFORMS FOR DIAGRAM 2 ...
Страница 439: ......
Страница 445: ......
Страница 446: ...2440 Service WAVEFORMS FOR DIAGRAM 7 I I f f f NtITOT CHI r K I It MVIHi TRIGGER ON FALLING EDGE OF U832 PIN 8 MORE ...
Страница 450: ...2440 Service WAVEFORMS FOR DIAGRAM 8 6603 27 ...
Страница 455: ...W A V EFO R M S FOR D IAG RAM 11 WAVEFORMS FOR DIAGRAM 11 6603 29 ...
Страница 458: ...WAVEFORMS FOR DIAGRAM 12 ...
Страница 463: ...WAVEFORMS FOR DIAGRAM 14 ...
Страница 468: ...2440 Service W A VE FO R M S FOR DIAG RAM 17 TEST SCOPE TRIGGERED ON 126 6330 46 WAVEFORMS FOR DIAGRAM 17 ...
Страница 471: ... C N i u i t e x r 4 j u J l i 1 i 6 28 5 44 WAVEFORMS FOR DIAGRAM 18 ...
Страница 476: ...WAVEFORMS FOR DIAGRAM 20 ...
Страница 490: ...YES ...
Страница 492: ......
Страница 494: ......
Страница 499: ...YES ...
Страница 501: ......
Страница 502: ...2440 Service FIG 1 C A B IN E T ...
Страница 503: ......
Страница 510: ...2440 Service SISSVHO Z Old ...
Страница 511: ......
Страница 512: ...A12 2440 Service F IG 3 C IR C U IT BOARDS ...
Страница 513: ......
Страница 517: ...10 16 R E V J U L 1993 Replaceable Mechanical Parts ...
Страница 518: ...2440 Service ...
Страница 519: ...FIG 4 L V H V PWR SUPPLY ...
Страница 520: ...FIG 5 ACCESSORIES 2440 Service ...
Страница 521: ......
Страница 523: ......
Страница 529: ......
Страница 530: ......
Страница 531: ......