![background image](http://html1.mh-extra.com/html/omron/cp1l-l14d-series/cp1l-l14d-series_operation-manual_742090361.webp)
328
Interrupt Functions
Section 6-1
MSKS(690) Operands
Note
*Input interrupts 4 and 5 are not supported by CPU Units with 14 I/O Points.
Writing the Interrupt
Task’s Program
Create programs for interrupt tasks 140 to 145, which are executed by the cor-
responding input interrupt. Always put an END(001) instruction at the last
address of the program.
Input Interrupt
Settings and
Operation
This example shows how to execute interrupt task 141 when 200 up-differenti-
ated pulses have been counted at input CIO 0.01. (The counter is an incre-
menting counter.)
Settings
1,2,3...
1.
Connect an input device to input 0.00.
2.
Use the CX-Programmer to set input 0.01 as an input interrupt in the PLC
Setup.
3.
Use the CX-Programmer to create the program to use for interrupt pro-
cessing and allocate the program to interrupt task 141.
4.
Use the CX-Programmer to set a high-speed counter SV of 00C8 hex (200
decimal) in A533.
5.
Use the CX-Programmer to write MSKS(690) in the program.
Operation
When execution condition W0.00 goes ON, MSKS(690) is executed to enable
operation of the input interrupt in counter mode.
Input interrupt
number
Interrupt
task
number
1. Up-differentiation or
Down-differentiation
2. Enabling/Disabling the
input interrupt
N
S
N
S
Input
interrupt
number
Count
trigger
Input
interrupt
number
Enable/
Disable
Input interrupt 0
140
110 (or 10)
#0000: Up-
differenti-
ated pulses
#0001:
Down-dif-
ferentiated
pulses
100 (or 6)
#0002: Start
counting down
(decrement-
ing) and enable
interrupts
#0003: Start
counting up
(incrementing)
and enable
interrupts
Input interrupt 1
141
111 (or 11)
101 (or 7)
Input interrupt 2
142
112 (or 12)
102 (or 8)
Input interrupt 3
143
113 (or 13)
103 (or 9)
Input interrupt 4* 144*
114
104
Input interrupt 5* 145*
115
105
@MSKS(690)
111
#0000
@MSKS(690)
111
#0003
W0.00
(Execution condition)
Specifies input interrupt 1.
Specifies up-differentiated pulses.
Specifies input interrupt 1.
Specifies an incrementing counter,
starts counting, and enables the input
interrupt.
Содержание CP1L-L14D Series
Страница 2: ...CP1L L14D CP1L L20D CP1L M30D CP1L M40D CP1L CPU Unit Operation Manual Revised June 2007...
Страница 3: ...iv...
Страница 9: ...x...
Страница 13: ...xiv TABLE OF CONTENTS...
Страница 21: ...xxii...
Страница 33: ...xxxiv Conformance to EC Directives 6...
Страница 65: ...32 Function Blocks Section 1 5...
Страница 153: ...120 CP CPM1A series Expansion I O Unit Wiring Section 3 6...
Страница 523: ...490 Troubleshooting Unit Errors Section 9 4...
Страница 531: ...498 Replacing User serviceable Parts Section 10 2...
Страница 563: ...530 Auxiliary Area Allocations by Function Appendix C...
Страница 611: ...578 Auxiliary Area Allocations by Address Appendix D...
Страница 638: ...605 Connections to Serial Communications Option Boards Appendix F Connecting to Unit...
Страница 639: ...606 Connections to Serial Communications Option Boards Appendix F...
Страница 669: ...636 Index...
Страница 671: ...638 Revision History...