Juniper JUNOSE 10.0.X PHYSICAL LAYER, Руководство по настройке

Страница: 35 / 262

Then assign the timeslots to channel 1, subchannel 1.
host1(config-controll)# t1 1/1 timeslots 1-4,10,22-24
host1(config-controll)# t1 1/2 timeslots 5-6
host1(config-controll)# t1 1/3 timeslots 7-9
host1(config-controll)# t1 1/4 timeslots 11
host1(config-controll)# t1 1/5 timeslots 12-15,20-21
host1(config-controll)# t1 1/6 timeslots 16-19
HDLC Channels
To identify an HDLC channel or the complete channelized T3 interface, use the format
slot / port : T1 channel / subchannel . Refer to the preceding sections for definitions of the
variables.
References
For more information about channelized T3 interfaces, consult the following resources:
■
RFC 1661—The Point-to-Point Protocol (PPP) (July 1994)
■
RFC 2495—Definitions of Managed Objects for the DS1, E1, DS2 and E2 Interface
Types (January 1999)
■
RFC 2495—Definitions of Managed Objects for the DS1, E1, DS2 and E2 Interface
Types (January 1999)
■
ANSI T1.107a-1990 Standard for Telecommunications—Digital Hierarchy –
Supplement to Formats Specification (August 1990)
■
ANSI T1.403-1989 Standard for Telecommunications—Network and Customer
Installation Interfaces – DS1 Metallic Interface – Robbed-bit Signaling State
Definitions (1989)
■
AT&T Technical Reference 54016—Requirements for Interfacing Digital Terminal
Equipment to Services Employing the Extended Superframe Format (September
1989)
For more information about bit error rate test (BERT) patterns, see:
■
ITU O.151—Error performance measuring equipment operating at the primary
rate and above (October 1992)
■
ITU O.153—Basic parameters for the measurement of error performance at bit
rates below the primary rate (October 1992)
■
T1M1.3 Working Group—A Technical Report on Test Patterns for DS1 Circuits
(November 1993)
■
ANSI T1.404-1994 Standard for Telecommunications—Network-to-Customer –
DS3 Metallic Interface Specification (1994)
Before You Configure an Interface
Before you configure a channelized T3 interface, verify the following:
References
■ 9
Chapter 1: Configuring Channelized T3 Interfaces