CPU ADAM 821x
Chapter 6 Deployment of the CPU 821xDP
ADAM 8000 Manual CPU 821x – Rev 1.1
6-23
One CPU and several master interfaces
The CPU should have a short cycle time to ensure that the data of slave
No.5 (at the right) is always up to date. This scheme is only viable if the
slower line (at the left) is connected to slaves that do not require up to date
data. This portion of the line should also not be connected to modules that
issue alarms.
3
Input/output periphery
CPU 821x DP
IM 8253
1
Input/output periphery
IM 8253
2
Input/output periphery
IM 8253
4
Input/output periphery
5
Input/output periphery
CPU
IM 8208
1,2,
3,4
IM 8208
5
CPU 821x DP
Profibus Master
Input/output periphery
Examples for
Profibus networks