
Main Menu
Controller
Controller Status
18
900 Control Station User Guide
Revision 9
May 2014
Item
Description
Controller Mode
Controller’s mode of operation:
RUN: Controller is running normally.
Note: (For C30S, C50S, C70S and C75S Controllers only)
Blinking RUN text on master slide on lower right hand corner indicates
controller is in invalid mode, which means there are some forced output(s)
present in Safety portion of the controller configuration and user changed the
controller mode to RUN-LOCKED mode from RUN-PRGM mode.
PROG: Controller is in Program mode.
OFLN: Controller is in Offline mode.
FAULT: A fault was found reading the Controller switch.
NO COMM: This is displayed if controller is not responding.
Frequency (Hz)
Line frequency. Used for configuring the conversion time of the A/D converter.
Cycle Time (Sec)
The analog control cycle time in seconds. This value is determined from the
execution time estimated from the configured control scheme. Cycle Time and
Fast Cycle Time increase (slow down) as the following increase: CPU % Used,
Fast CPU % Used, Dynamic Memory, Config Memory. Also, extensive use of
Free Form Logic blocks (as opposed to equivalent gate logic) can substantially
increase Fast Cycle Time.
CPU Percent used
Calculation of percentage of time the CPU is active during the analog cycle time
Peak time (sec)
Maximum time used to complete the analog cycle
Control Block
Overruns
Number of times that the processing of the analog control blocks exceeds the
allocated analog cycle time
Fast Logic Cycle Time
(Sec)
Cycle Time and Fast Cycle Time increase (slow down) as the following
increase: CPU % Used, Fast CPU % Used, Dynamic Memory, Config Memory.
Also, extensive use of Free Form Logic blocks (as opposed to equivalent gate
logic) can substantially increase Fast Cycle Time.
Fast Logic CPU Per
Cent Used
Calculation of percentage of time the CPU is active during the processing of
digital control blocks
Fast Logic Peak Time
(Sec)
Maximum time used to complete the digital control cycle
Fast Logic CB
Overruns
Number of times that the processing of the digital control blocks exceeds the
allocated digital cycle time