Associated Research HYPOTULTRA III 7620, Operation And Service Manual, Page: 96 / 148

88
*CLS
Clears the Status Byte summary register and event registers. Does not clear the Enable
registers.
*OPC
Sets the operation complete bit (bit 0) in the Standard Event register after a command is
completed successfully.
*OPC?
Returns an ASCII "1" after the command is executed.
*WAI
After the command is executed, it prevents the instrument from executing any further query or
commands until the no-operation-pending flag is TRUE.
*PSC {1|0}
Sets the power-on status clear bit. When set to 1 the Standard Event Enable register and Status
Byte Enable registers will be cleared when power is turned ON. 0 setting indicates the Enable
registers will be loaded with Enable register masks from non-volatile memory at power ON.
*PSC?
Queries the power-on status clear setting. Returns 0 or 1.
*ESR?
Queries the Standard Event register. Returns the decimal value of the binary-weighted sum of
bits.
*ESE < value >
Standard Event enable register controls which bits will be logically OR’ d together to generate
the Event Summary bit 5 (ESB) within the Status Byte.
*ESE?
Queries the Standard Event enable register. Returns the decimal value of the binary-weighted
sum of bits.
*STB?
Read the Status Byte. Returns the decimal value of the binary-weighted sum of bits.
*SRE < value >
Service Request enable register controls which bits from the Status Byte should be use to
generate a service request when the bit value = 1.