Acromag IP511 Series User Manual Download Page 4

SERIES IP511 INDUSTRIAL I/O PACK                ISOLATED QUAD EIA/TIA-422B COMMUNICATION MODULE
___________________________________________________________________________________________

- 4 -

2.0   PREPARATION FOR USE

UNPACKING AND INSPECTION

Upon receipt of this product, inspect the shipping carton for

evidence of mishandling during transit.   If the shipping carton is badly
damaged or water stained, request that the carrier's agent be present
when the carton is opened.   If the carrier's agent is not present when
the carton is opened and the contents of the carton are damaged, keep
the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag

Service Policy to obtain return instructions.   It is suggested that
salvageable shipping cartons and packing material be saved for future
use in the event the product must be shipped.

This board is physically protected with
packing material and electrically protected
with an anti-static bag during shipment.
However, it is recommended that the board
be visually inspected for evidence of
mishandling prior to applying power.

The board utilizes static sensitive
components and should only be handled at
a static-safe workstation.

CARD CAGE CONSIDERATIONS

Refer to the specifications for loading and power requirements.   Be

sure that the system power supplies are able to accommodate the
power requirements of the carrier board, plus the installed IP modules,
within the voltage tolerances specified.

IMPORTANT: Adequate air circulation must be provided to prevent a
temperature rise above the maximum operating temperature.

The dense packing of the IP modules to the carrier board restricts

air flow within the card cage and is cause for concern.   Adequate air
circulation must be provided to prevent a temperature rise above the
maximum operating temperature and to prolong the life of the
electronics.  If the installation is in an industrial environment and the
board is exposed to environmental air, careful consideration should be
given to air-filtering.

BOARD CONFIGURATION

Remove power from the board when installing IP modules, cables,

termination panels, and field wiring.  Refer to Mechanical Assembly
Drawing 4501-434 and your IP module documentation for configuration
and assembly instructions.  Model IP511 communica-tion boards
normally have no hardware jumpers or switches to configure for isolated
operation.  However, there are power and ground jumpers available to
optionally power each port from the IP logic supply for non-isolated
operation.  Likewise, network termination and bias resistors may be
included on the network and installed where appropriate (see Drawings
4501-581 & 4501-582).

A termination resistor SIP (120

) is installed in a socket on the board

for the receive data paths.  This SIP can be easily removed or replaced
if required (see Drawing 4501-581 & 4501-582).

Network Termination & Bias Resistor Placement

You need to consider your network application carefully, and

remove or install network bias and termination resistors where
appropriate.  The IP511 comes with a network termination (120

)

resistor SIP installed in a socket on the board at the receiver inputs
(RxD

±

). Termination resistors should only be installed at the ends of a

network and are usually placed at the far-most receiving end, and near
the driving end.  Since the driving end transmitters of the IP511 are
always enabled, then termination resistors are not required between the
driver outputs.  However, they are already installed in sockets between
the receiver inputs of the IP511, but should be removed if already
present on the network, or if connecting to the network via a short stub
off the main trunk.

Some network driver outputs (transmit path TxD

±

) may require that

network bias resistors (560

) be installed externally, if not already

included on your network.  A network channel will require only one set of
bias resistors--usually positioned near the driving end and only where
the driving end transmitter may be disabled.  The bias arrangement is
comprised of a 560

 from the positive lead to +5V and a 560

 from the

negative lead to common.  The bias resistors will keep the transmit line
from floating and held in the idle state when the transmitter is disabled.
However, since the transmitters of the IP511 are always enabled, then
bias resistors are not required for a network of IP511 ports.

Failure to include bias and termination resistors where required will

hinder the performance.  Likewise, failure to remove redundant
termination and bias resistors where required will significantly increase
current draw, and in some cases, may affect performance.  Refer to
Drawing 4501-581 & 4501-582 for instructions.

Power Jumper Configuration

For isolated operation, each port must be supplied with an external

is5V power source (see Table 2.1) at the field side.  When this
is not convenient, the port power and common may be jumpered to the
+5V logic supply and common for non-isolated operation.  The board is
shipped with these jumpers (shorting bucks) installed and they must be
removed for isolated operation (see Drawing 4501-582 for location).
Because the ports are also isolated from each other, separate jumpers
are provided for the +5V and common of each port.  Be sure to install or
remove these jumpers as required for your application.  Refer to
Acromag part 1004-799 when ordering replacement jumpers.

CONNECTORS

IP Field I/O Connector (P2)

P2 provides the field I/O interface connections for mating IP

modules to the carrier board.  P2 is a 50-pin female receptacle header
(AMP 173279-3 or equivalent) which mates to the male connector of the
carrier board (AMP 173280-3 or equivalent).  This provides excellent
connection integrity and utilizes gold-plating in the mating area.

Summary of Contents for IP511 Series

Page 1: ...tion Module USER S MANUAL ACROMAG INCORPORATED 30765 South Wixom Road P O BOX 437 Wixom MI 48393 7037 U S A Tel 248 624 1541 Fax 248 624 9234 Copyright 1996 Acromag Inc Printed in the USA Data and spe...

Page 2: ...ystem This is especially important where economic property loss or human life is involved It is important that the user employ satisfactory overall system design It is agreed between the Buyer and Acr...

Page 3: ...er Acromag IP modules are also available to serve your signal conditioning and interface needs Note Since all connections to field signals are made through the carrier board which passes them to the i...

Page 4: ...ive data paths This SIP can be easily removed or replaced if required see Drawing 4501 581 4501 582 Network Termination Bias Resistor Placement You need to consider your network application carefully...

Page 5: ...h To the communication network master this line pair is used as the transmit data path To the communication network slave this line pair comprises the receive data path Because a separate pair of line...

Page 6: ...ides excellent connection integrity and utilizes gold plating in the mating area Threaded metric M2 screws and spacers are supplied with the IP module to provide additional stability for harsh environ...

Page 7: ...Port A Line Control Register 07 08 Not Driven1 R W MCR Port A Modem Control Register 09 0A Not Driven1 R W LSR Port A Line Status Register 0B 0C Not Driven1 R W MSR Port A Modem Status Register 0D 0E...

Page 8: ...R W SCR Port C Scratch Pad Interrupt Vector Register 2F Shaded register entries apply to Model IP511 64 only and are accessible after writing BF to the Line Control Register LCR Table 3 1 IP511 I O Sp...

Page 9: ...g an invalid data character due to a low going noise spike on RxD If the data on RxD is a symmetrical square wave the center of the data cells will occur within 3 125 of the actual center providing an...

Page 10: ...extended register functionality of IER bits 4 7 IIR bits 4 5 FCR bits 4 5 and MCR bits 5 7 It is also used to program software flow control Note that bits 6 7 are used for hardware flow control but th...

Page 11: ...7 NO FUNCTION FOR MODEL IP511 0 Disable the CTS interrupt 1 Enable the generation of the CTS interrupt when CTS changes from a low to high state The IP511 does not implement the CTS line and this bit...

Page 12: ...FO TRIGGER LEVEL 00 01 Bytes 08 Bytes for IP511 64 Models 01 04 Bytes 16 Bytes for IP511 64 Models 10 08 Bytes 56 Bytes for IP511 64 Models 11 14 Bytes 60 Bytes for IP511 64 Models LCR Line Control Re...

Page 13: ...the selected serial channel In Loopback Mode interrupts are generated by controlling the state of the four lower order MCR bits internally instead of by the external hardware paths However no interru...

Page 14: ...errupt a priority 1 interrupt in the IIR register when any one of these conditions are detected This interrupt is enabled by setting IER bit 2 to 1 A power up or system reset sets all LSR bits to 0 ex...

Page 15: ...Low Interrupt Modem Status Changes Read MSR Reset Low OUT1 Reset High OUT2 Reset High After a power up the isolation buffer s output is initialized high As a result the very first bit transmitted or...

Page 16: ...the FIFO drops below its trigger level When the receiver FIFO and receiver interrupts are enabled the following receiver FIFO character time out status conditions apply 1 A FIFO character time out int...

Page 17: ...oo quickly to be processed or buffered thus preventing the loss of excess data The flow control characters are stored in the XON 1 2 and XOFF 1 2 registers Two XON XOFF registers are provided because...

Page 18: ...functionality of the circuitry used on the board is also included Refer to the Block Diagram Drawing 4501 583 Interface Diagram Drawing 4501 581 and Interface Level Diagram Drawing 4501 584 as you re...

Page 19: ...nsmit the byte Two other parity formats not supported by this module are mark parity and space parity Mark parity specifies that the parity bit will always be a logical 1 space parity requires the par...

Page 20: ...ed isolated only when isolated external port power is provided to the port Optionally the port may use P1 power by programming the power and common jumpers appropriately In this mode the port is consi...

Page 21: ...o RFI No data upsets occur for field strengths up to 10V per meter at 27MHz 151MHz 460MHz per SAMA PMC 33 1 test procedures Resistance to EMI Unit has been tested with no data upsets under the influen...

Page 22: ...performance with precision analog I O applications Application Used to connect a Model 5025 552 termination panel to the AVME9630 9660 non intelligent carrier board A D connectors both have 50 pin con...

Page 23: ...r Boards Application This panel converts the high density ribbon cable connectors coming from the APC8600 carrier board Acromag cable Model 5029 900 to screw terminals for direct wired interfaces This...

Page 24: ......

Page 25: ......

Page 26: ......

Page 27: ......

Page 28: ......

Page 29: ......

Page 30: ......

Page 31: ......

Page 32: ......

Page 33: ......

Reviews: