SERIES IP511 INDUSTRIAL I/O PACK ISOLATED QUAD EIA/TIA-422B COMMUNICATION MODULE
___________________________________________________________________________________________
- 21 -
6.0 SPECIFICATIONS
GENERAL SPECIFICATIONS
UART...........................................Texas Instruments TL16C554FN
or equivalent (Model IP511-16).
Startech ST16C654CJ68 (Model
IP511-64). UART’s are pin-for-
pin compatible, but the Startech
version includes enhanced
functionality, such as: larger
FIFO’s and software flow controls.
Operating Temperature.................0 to +70
°
C.
Relative Humidity..........................5-95% non-condensing.
Storage Temperature....................-40
°
C to +125
°
C.
Physical Configuration..................Single Industrial I/O Pack Module.
Length....................................3.880 inches (98.5 mm).
Width.....................................1.780 inches (45.2 mm).
Board Thickness....................0.062 inches (1.59 mm).
Max Component Height..........0.314 inches (7.97 mm).
Connectors:
P1 (IP Logic Interface)............50-pin female receptacle header
(AMP 173279-3 or equivalent).
P2 (Field I/O)..........................50-pin female receptacle header
(AMP 173279-3 or equivalent).
Power:
+5 Volts (
±
5%).......................110mA Typical, 160mA Maximum
in isolated mode with ports
powered externally. 130mA
Typical, 220mA Maximum, in non-
isolated mode with port power
jumpers present and sharing
the logic supply.
±
12 Volts (
±
5%) from P1.......0mA (Not Used).
Isolation........................................Port-to-Logic - Logic and field lines
are isolated from each other for
voltages up to 250VAC, or 354V
DC on a continuous basis when
ports are powered externally with
isolated supplies (will withstand
1000V AC dielectric strength test
for one minute without break-
down). Note that port power and
common may be jumpered to
share logic power for non-isolated
operation. These ratings apply in
isolated mode with power jumpers
removed.
Isolation Spacing..........................Minimum printed circuit board
isolation spacings are as follows:
Port-to-Logic - 0.023” Minimum;
Port-to-Port - 0.022” Minimum.
These spacings apply to inner
layer foil spacings (outer layer
clearances are greater).
Resistance to RFI.........................No data upsets occur for field
strengths up to 10V per meter at
27MHz, 151MHz, & 460MHz per
SAMA PMC 33.1 test procedures.
Resistance to EMI........................Unit has been tested with no
data upsets under the influence
of EMI from switching solenoids,
commutator motors, and drill
motors.
Surge Withstand Capability..........Interface lines exhibit no damage
when tested with a waveform
representative of surges (high
frequency transient electrical
interference) to
±
1KV in isolated
mode.
ESD Protection.............................EIA/TIA-422B lines are protected
from ESD voltages to
≥
±
2KV in
isolated mode.
EIA/TIA-422B PORTS
Configuration.................................Four independent, isolated,
full-duplex, EIA/TIA-422B serial
ports with separate signal
common and +5V input power
connections.
Transceiver...................................Linear Technology LTC490CS8
or equivalent. Designed for
EIA/TIA-422B or EIA-485.
Port Power Requirements.............Is5V (+4.75V to +5.25V),
15mA maximum, each port.
Note: If non-isolated operation is
desired, the port power and
ground jumpers may be
programmed to provide port power
from the +5V logic supply
provided by the carrier board (see
Drawing 4501-582).
Data Rate......................................Programmable to 512K bits/sec
using internal baud rate generator.
Interface........................................Asynchronous serial only.
Maximum Cable Length................1200M (4000 feet) typical. Use of
a signal repeater can extend
transmission distances beyond
this limit.
Character Size..............................Software programmable 5-8 bits.
Parity............................................Software programmable odd, even,
or no parity.
Stop Bits.......................................Software programmable 1, 1-1/2,
or 2 bits.
Data Register Buffers...................The data registers are double-
buffered (16C450 mode), or 16-
byte FIFO buffered (standard unit,
FIFO mode), or 64-byte FIFO
buffered (IP511-64 models).
Interrupts.......................................Receiver Line Status Interrupt (i.e.
Overrun error, Parity error,
Framing error, or Break Interrupt);
Received Data Available (FIFO
level reached) or Character Time-
Out; Transmitter Holding Register
Empty. IP511-64 units include
interrupts for received XOFF
signal/special character. Multiple
port Interrupts share the IntReq0
line according to a shifting-priority
scheme based on the last
interrupting port serviced.
