![background image](http://html1.mh-extra.com/html/omron/sysmac-cs-series/sysmac-cs-series_reference-manual_7420301384.webp)
1344
CJ-series Instruction Execution Times and Number of Steps
Section 4-2
CONDITIONAL
BLOCK EXIT
(NOT)
EXIT NOT
(bit
address)
806
2
12.4
12.4
14.0
16.8
28.4
31.2
EXIT condi-
tion satisfied
7.1
7.1
7.6
11.2
11.8
13.5
EXIT condi-
tion not satis-
fied
Branching
IF (execu-
tion condi-
tion)
802
1
4.6
4.6
4.8
7.2
6.8
8.5
IF true
6.7
6.7
7.3
10.9
12.2
13.9
IF false
Branching
IF (relay
number)
802
2
6.8
6.8
7.2
10.4
11.0
12.7
IF true
9.0
9.0
9.6
14.2
16.5
18.5
IF false
Branching
(NOT)
IF NOT
(relay
number)
802
2
7.1
7.1
7.6
10.9
11.5
13.1
IF true
9.2
9.2
10.1
14.7
16.8
18.9
IF false
Branching
ELSE
803
1
6.2
6.2
6.7
9.9
11.4
12.6
IF true
6.8
6.8
7.7
11.2
13.4
15.0
IF false
Branching
IEND
804
1
6.9
6.9
7.7
11.0
13.5
15.4
IF true
4.4
4.4
4.6
7.0
6.93
8.1
IF false
ONE CYCLE
AND WAIT
WAIT
(execu-
tion condi-
tion)
805
1
12.6
12.6
13.7
16.7
28.6
34.0
WAIT condi-
tion satisfied
3.9
3.9
4.1
6.3
5.6
6.9
WAIT condi-
tion not satis-
fied
ONE CYCLE
AND WAIT
WAIT
(relay
number)
805
2
12.0
12.0
13.4
16.5
27.2
30.0
WAIT condi-
tion satisfied
6.1
6.1
6.5
9.6
10.0
11.4
WAIT condi-
tion not satis-
fied
ONE CYCLE
AND WAIT
(NOT)
WAIT
NOT
(relay
number)
805
2
12.2
12.2
13.8
17.0
27.8
30.6
WAIT condi-
tion satisfied
6.4
6.4
6.9
10.1
10.5
11.8
WAIT condi-
tion not satis-
fied
COUNTER
WAIT
CNTW
814
4
17.9
17.9
22.6
27.4
41.0
43.5
First execution
19.1
19.1
23.9
28.7
42.9
45.7
Normal execu-
tion
CNTWX
818
4
17.9
17.9
22.6
---
41.0
43.5
First execution
19.1
19.1
23.9
---
42.9
45.7
Normal execu-
tion
TEN-MS TIMER
WAIT
TMHW
815
3
25.8
25.8
27.9
34.1
47.9
53.7
First execution
20.6
20.6
22.7
28.9
40.9
46.2
Normal execu-
tion
TMHWX
817
3
25.8
25.8
27.9
---
47.9
53.7
First execution
20.6
20.6
22.7
---
40.9
46.2
Normal execu-
tion
Loop Control
LOOP
809
1
7.9
7.9
9.1
12.3
15.6
17.6
---
Loop Control
LEND
(execu-
tion condi-
tion)
810
1
7.7
7.7
8.4
10.9
13.5
15.5
LEND condi-
tion satisfied
6.8
6.8
8.0
9.8
17.5
19.8
LEND condi-
tion not satis-
fied
Instruction
Mne-
monic
Code
Length
(steps)
(See
note.)
ON execution time (
µ
s)
Conditions
CPU6
@
H-R
CPU6
@
H
CPU4
@
H
CPU4
@
CJ1M
exclud-
ing
CPU11
/21
CJ1M
CPU11
/21
Содержание SYSMAC CS Series
Страница 2: ......
Страница 4: ...iv ...
Страница 30: ...xxx ...
Страница 186: ...146 List of Instructions by Function Code Section 2 4 ...
Страница 194: ...154 3 35 4 MOVE BIT MOVBC 568 1273 3 35 5 BIT COUNTER BCNTC 621 1275 3 35 6 GET VARIABLE ID GETID 286 1277 ...
Страница 1320: ...1280 Model Conversion Instructions Unit Ver 3 0 or Later Section 3 35 ...
Страница 1390: ...1350 CJ series Instruction Execution Times and Number of Steps Section 4 2 ...
Страница 1391: ...1351 Appendix A ASCII Code Table ASCII SP Four leftmost bits Four rightmost bits ...
Страница 1392: ...1352 ASCII Code Table Appendix A ...
Страница 1404: ...1364 Revision History ...