3. no_cmp: The Rx SMB contents are not compared with the MB contents.
4. cmp_msk: Compares the Rx SMB contents with MB contents taking into account the masks.
5. SMB[IDE] and SMB[RTR] are not taken into account when IDAM is type C.
A reception structure is free-to-receive when any of the following conditions is satisfied:
• The CODE field of the mailbox is EMPTY.
• The CODE field of the mailbox is either FULL or OVERRUN and it has already
been serviced (the C/S word was read by the CPU and unlocked as described in
).
• The CODE field of the mailbox is either FULL or OVERRUN and an inactivation
• The Rx FIFO is not full.
The scan order for mailboxes and Rx FIFO is from the matching element with lowest
number to the higher ones.
The matching winner search for mailboxes is affected by MCR[IRMQ]. If it is negated,
the matching winner is the first matched mailbox regardless if it is free-to-receive or not.
If it is asserted, the matching winner is selected according to the priority below:
1. the first free-to-receive matched mailbox;
2. the last non free-to-receive matched mailbox.
It is possible to select the priority of scan between mailboxes and Rx FIFO with
CTRL2[MRP].
If the selected priority is Rx FIFO first:
• If the Rx FIFO is a matched structure and is free-to-receive, then the Rx FIFO is the
matching winner regardless of the scan for mailboxes.
• Otherwise (the Rx FIFO is not a matched structure or is not free-to-receive), then the
matching winner is searched among mailboxes as described above.
If the selected priority is mailboxes first:
• If a free-to-receive matched mailbox is found, it is the matching winner regardless of
the scan for Rx FIFO.
• If no matched mailbox is found, then the matching winner is searched in the scan for
the Rx FIFO.
• If both conditions above are not satisfied and a non–free-to-receive matched mailbox
is found, then the matching winner determination is conditioned by MCR[IRMQ]:
• If MCR[IRMQ] is negated, the matching winner is the first matched mailbox.
• If MCR[IRMQ] is asserted, the matching winner is the Rx FIFO if it is a free-to-
receive matched structure; otherwise, the matching winner is the last non–free-
to-receive matched mailbox.
Functional description
MWCT101xS Series Reference Manual, Rev. 3, 07/2019
1666
NXP Semiconductors
Содержание MWCT101 S Series
Страница 2: ...MWCT101xS Series Reference Manual Rev 3 07 2019 2 NXP Semiconductors...
Страница 42: ...MWCT101xS Series Reference Manual Rev 3 07 2019 42 NXP Semiconductors...
Страница 50: ...Conventions MWCT101xS Series Reference Manual Rev 3 07 2019 50 NXP Semiconductors...
Страница 70: ...Aliased bit band regions MWCT101xS Series Reference Manual Rev 3 07 2019 70 NXP Semiconductors...
Страница 78: ...Pinout diagrams MWCT101xS Series Reference Manual Rev 3 07 2019 78 NXP Semiconductors...
Страница 96: ...WCT101xS safety concept MWCT101xS Series Reference Manual Rev 3 07 2019 96 NXP Semiconductors...
Страница 130: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 130 NXP Semiconductors...
Страница 200: ...Initialization application information MWCT101xS Series Reference Manual Rev 3 07 2019 200 NXP Semiconductors...
Страница 284: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 284 NXP Semiconductors...
Страница 430: ...Functional Description MWCT101xS Series Reference Manual Rev 3 07 2019 430 NXP Semiconductors...
Страница 472: ...Application Information MWCT101xS Series Reference Manual Rev 3 07 2019 472 NXP Semiconductors...
Страница 508: ...Reset memory map and register descriptions MWCT101xS Series Reference Manual Rev 3 07 2019 508 NXP Semiconductors...
Страница 528: ...Module clocks MWCT101xS Series Reference Manual Rev 3 07 2019 528 NXP Semiconductors...
Страница 634: ...SRAM configuration MWCT101xS Series Reference Manual Rev 3 07 2019 634 NXP Semiconductors...
Страница 696: ...Initialization and application information MWCT101xS Series Reference Manual Rev 3 07 2019 696 NXP Semiconductors...
Страница 818: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 818 NXP Semiconductors...
Страница 960: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 960 NXP Semiconductors...
Страница 970: ...Memory Map and Register Definition MWCT101xS Series Reference Manual Rev 3 07 2019 970 NXP Semiconductors...
Страница 992: ...ADC calibration scheme MWCT101xS Series Reference Manual Rev 3 07 2019 992 NXP Semiconductors...
Страница 1118: ...Application information MWCT101xS Series Reference Manual Rev 3 07 2019 1118 NXP Semiconductors...
Страница 1294: ...Initialization Procedure MWCT101xS Series Reference Manual Rev 3 07 2019 1294 NXP Semiconductors...
Страница 1348: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1348 NXP Semiconductors...
Страница 1366: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1366 NXP Semiconductors...
Страница 1514: ...Functional description MWCT101xS Series Reference Manual Rev 3 07 2019 1514 NXP Semiconductors...
Страница 1726: ...Debug and security MWCT101xS Series Reference Manual Rev 3 07 2019 1726 NXP Semiconductors...
Страница 1740: ...Initialization application information MWCT101xS Series Reference Manual Rev 3 07 2019 1740 NXP Semiconductors...
Страница 1760: ...MWCT101xS Series Reference Manual Rev 3 07 2019 1760 NXP Semiconductors...