Rev. 3.0, 10/02, page 614 of 686
22.2
Medium-Speed Mode
When the SCK2 to SCK0 bits in SCKCR are set to 1, the operating mode changes to medium-
speed mode as soon as the current bus cycle ends. In medium-speed mode, the CPU operates on
the operating clock (ø/2, ø/4, ø/8, ø/16, or ø/32) specified by the SCK2 to SCK0 bits. The bus
masters other than the CPU (DTC or DMAC) also operate in medium-speed mode. On-chip
supporting modules other than the bus masters always operate on the high-speed clock (ø).
In medium-speed mode, a bus access is executed in the specified number of states with respect to
the bus master operating clock. For example, if ø/4 is selected as the operating clock, on-chip
memory is accessed in 4 states, and internal I/O registers in 8 states.
Medium-speed mode is cleared by clearing all of bits SCK2 to SCK0 to 0. A transition is made to
high-speed mode and medium-speed mode is cleared at the end of the current bus cycle.
If a SLEEP instruction is executed when the SSBY bit in SBYCR is cleared to 0, a transition is
made to sleep mode. When sleep mode is cleared by an interrupt, medium-speed mode is restored.
When the SLEEP instruction is executed with the SSBY bit = 1, operation shifts to the software
standby mode. When software standby mode is cleared by an external interrupt, medium-speed
mode is restored.
When the
RES
or
MRES
pin is set low and medium-speed mode is cancelled, operation shifts to
the reset state. The same applies in the case of a reset caused by overflow of the watchdog timer.
When the
STBY
pin is driven low, a transition is made to hardware standby mode.
Figure 22.2 shows the timing for transition to and clearance of medium-speed mode.
SCKCR
SCKCR
,
supporting module clock
Bus master clock
Internal address bus
Internal write signal
Medium-speed mode
Figure 22.2 Medium-Speed Mode Transition and Clearance Timing
Содержание H8S/2215 Series
Страница 4: ...Rev 3 0 10 02 page iv of lviii ...
Страница 6: ...Rev 3 0 10 02 page vi of lviii ...
Страница 28: ...Rev 3 0 10 02 page xxviii of lviii ...
Страница 122: ...Rev 3 0 10 02 page 64 of 686 ...
Страница 132: ...Rev 3 0 10 02 page 74 of 686 ...
Страница 156: ...Rev 3 0 10 02 page 98 of 686 ...
Страница 198: ...Rev 3 0 10 02 page 140 of 686 ...
Страница 320: ...Rev 3 0 10 02 page 262 of 686 ...
Страница 384: ...Rev 3 0 10 02 page 326 of 686 ...
Страница 474: ...Rev 3 0 10 02 page 416 of 686 ...
Страница 481: ...Rev 3 0 10 02 page 423 of 686 I O pin Control OUT IN TDI pin TDO pin Figure 14 2 Boundary Scan Register Configuration ...
Страница 608: ...Rev 3 0 10 02 page 550 of 686 ...
Страница 614: ...Rev 3 0 10 02 page 556 of 686 ...
Страница 650: ...Rev 3 0 10 02 page 592 of 686 ...
Страница 652: ...Rev 3 0 10 02 page 594 of 686 ...
Страница 680: ...Rev 3 0 10 02 page 622 of 686 ...
Страница 721: ...Rev 3 0 10 02 page 663 of 686 ø A23 to A0 to tBRQS tBACD tBZD tBACD tBZD tBRQS Figure 24 11 External Bus Release Timing ...
Страница 732: ...Rev 3 0 10 02 page 674 of 686 ...
Страница 740: ...Rev 3 0 10 02 page 682 of 686 ...