Rev. 3.0, 10/02, page 368 of 686
Bit
Bit Name Initial Value
R/W
Description
5
ORER
0
R/(W)
*
Overrun Error
[Setting condition]
· When the next serial reception is completed while
RDRF = 1
The receive data prior to the overrun error is retained
in RDR, and the data received subsequently is lost.
Also, subsequent serial reception cannot be continued
while the ORER flag is set to 1. In clocked
synchronous mode, serial transmission cannot be
continued, either.
[Clearing condition]
· When 0 is written to ORER after reading ORER = 1
The ORER flag is not affected and retains its previous
state when the RE bit in SCR is cleared to 0.
4
FER
0
R/(W)
*
Framing Error
[Setting condition]
· When the stop bit is 0
In 2-stop-bit mode, only the first stop bit is checked for
a value of 0; the second stop bits not checked. If a
framing error occurs, the receive data is transferred to
RDR but the RDRF flag is not set. Also, subsequent
serial reception cannot be continued while the FER
flag is set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
· When 0 is written to FER after reading FER = 1
The FER flag is not affected and retains its previous
state when the RE bit in SCR is cleared to 0.
3
PER
0
R/(W)
*
Parity Error
[Setting condition]
· When a parity error is detected during reception
If a parity error occurs, the receive data is transferred
to RDR but the RDRF flag is not set. Also, subsequent
serial reception cannot be continued while the PER
flag is set to 1. In clocked synchronous mode, serial
transmission cannot be continued, either.
[Clearing condition]
· When 0 is written to PER after reading PER = 1
The PER flag is not affected and retains its previous
state when the RE bit in SCR is cleared to 0.
Note:
*
The write value should always be 0 to clear the flag.
Содержание H8S/2215 Series
Страница 4: ...Rev 3 0 10 02 page iv of lviii ...
Страница 6: ...Rev 3 0 10 02 page vi of lviii ...
Страница 28: ...Rev 3 0 10 02 page xxviii of lviii ...
Страница 122: ...Rev 3 0 10 02 page 64 of 686 ...
Страница 132: ...Rev 3 0 10 02 page 74 of 686 ...
Страница 156: ...Rev 3 0 10 02 page 98 of 686 ...
Страница 198: ...Rev 3 0 10 02 page 140 of 686 ...
Страница 320: ...Rev 3 0 10 02 page 262 of 686 ...
Страница 384: ...Rev 3 0 10 02 page 326 of 686 ...
Страница 474: ...Rev 3 0 10 02 page 416 of 686 ...
Страница 481: ...Rev 3 0 10 02 page 423 of 686 I O pin Control OUT IN TDI pin TDO pin Figure 14 2 Boundary Scan Register Configuration ...
Страница 608: ...Rev 3 0 10 02 page 550 of 686 ...
Страница 614: ...Rev 3 0 10 02 page 556 of 686 ...
Страница 650: ...Rev 3 0 10 02 page 592 of 686 ...
Страница 652: ...Rev 3 0 10 02 page 594 of 686 ...
Страница 680: ...Rev 3 0 10 02 page 622 of 686 ...
Страница 721: ...Rev 3 0 10 02 page 663 of 686 ø A23 to A0 to tBRQS tBACD tBZD tBACD tBZD tBRQS Figure 24 11 External Bus Release Timing ...
Страница 732: ...Rev 3 0 10 02 page 674 of 686 ...
Страница 740: ...Rev 3 0 10 02 page 682 of 686 ...