Digital Equipment DECstation 5000/100 Series, Руководство по обслуживанию

Страница: 375 / 392

SSR<14:13> TXDIS
These bits allow diagnostics to disable the EIA drivers on
the serial lines. When TXDIS are 0’s, the EIA drivers are
active. When TXDIS are 1’s, the EIA drivers are disabled.
Since the TXDIS signals are automatically cleared at power up
or reset, the EIA drivers are enabled by default. TXDIS<0>
disables communication port 1 (serial line 2) and the mouse,
and TXDIS<1> disables communication port 2 (serial line 3)
and the keyboard.
SSR<12>
This bit is reserved.
SSR<11>
This signal can be read from and written to. The SCC UARTS
are placed in a hard reset state when this bit is 0. This bit is
cleared to 0 at power up or reset, resetting the two SCC’s.
SSR<10>
This bit can be read from and written to. The time-of-year
controller is placed in a hard reset state when this bit is 0.
This bit is cleared to 0 at power up or reset, resetting the TOY.
When reset, the TOY loses neither its date nor its 50 bytes of
permanent storage.
SSR<9>
This bit can be read from and written to. The 53C94 SCSI
controller is placed in a hard reset state when this bit is 0. This
bit is cleared to 0 at power up or reset, resetting the 53C94
SCSI controller.
SSR<8>
This bit can be read from and written to. LANCE is placed in
a hard reset state when this bit is 0. This bit is cleared to 0 at
power up or reset, resetting LANCE.
CPU and System Registers E–19