System Interrupt Register (SIR)
The SIR interrupt register consists of two sections. Bits
<31:16> are set by the DMA engine for sundry DMA conditions.
These bits are always set by the system and can be cleared
by writing 0 to them. Writing 1 has no effect. These bits are
cleared to 0 during system power up or reset.
Bits <15:0> reflect the status of specific system devices and are
read only. A few of these are not usually used as interrupts
and should be masked. These bits may or may not be reset to
0 during system power up reset, depending on the state of the
interrupting device.
CPU and System Registers
E–21
Содержание DECstation 5000/100 Series
Страница 20: ......
Страница 24: ......
Страница 36: ......
Страница 55: ...LJ 02972 TI0 MLO 010159 Figure 2 10 System Boot ROM Switches Service Operations 2 19...
Страница 139: ...WS33O125 CPU module CPU module connector Front view Back view Figure 5 6 33 MHz CPU module Base System FRUs 5 11...
Страница 140: ...LJ 02971 TI0 MLO 010159 Figure 5 7 50 MHz R4000 based CPU module 5 12 Base System FRUs...
Страница 151: ...WS33M076 Figure 5 14 Removing a memory module Base System FRUs 5 23...
Страница 153: ...WS33M075 Figure 5 15 Installing a memory module Base System FRUs 5 25...
Страница 164: ......
Страница 206: ......
Страница 356: ......
Страница 388: ......