R01UH0092EJ0110 Rev.1.10
Page 517 of 807
Jul 31, 2012
M16C/64C Group
23. Serial Interface UARTi (i = 0 to 2, 5 to 7)
23.5.2.3
Reception
In clock synchronous serial I/O mode, a shift clock is generated by activating a transmitter. Set the
UARTi-associated registers for a transmit operation even if the MCU is used for a receive operations
only. Dummy data is output from the TXDi pin (i = 0 to 2, 5 to 7) while receiving.
When an internal clock is selected, a shift clock is generated by setting the TE bit in the UiC1 register
to 1 (transmission enabled) and placing dummy data in the UiTB register. When an external clock is
selected, set the TE bit to 1 (transmission enabled), set dummy data in the UiTB register, and input
an external clock to the CLKi pin to generate a shift clock.
If data is received consecutively, an overrun error occurs when the RI bit in the UiC1 register is 1
(data present in the UiRB register) and the next receive data is received in the UARTi receive
register. Then, the OER bit in the UiRB register becomes 1 (overrun error occurred). At this time, the
UiRB register is undefined. When an overrun error occurs, program the transmitting and receiving
sides to retransmit the previous data. If an overrun error occurs again, the IR bit in the SiRIC register
remains unchanged.
To receive data consecutively, set dummy data in the low-order byte in the UiTB register for each
receive operation.
If the reception is started while an external clock is selected and the TXEPT bit in the UiC0 register is
1 (no data present in transmit register), meet the last requirement at either of the timings below.
External clock level:
•
The CKPOL bit in the UiC0 register is 0 (transmit data is output at the falling edge of
transmit/receive clock and receive data is input at the rising edge) and the external clock is high.
•
The CKPOL bit is 1 (transmit data is output at the rising edge of transmit/receive clock and receive
data is input at the falling edge) and the external clock is low.
Requirements to start reception (in no particular order):
•
The RE bit in the UiC1 register is 1 (reception enabled).
•
The TE bit in the UiC1 register is 1 (transmission enabled).
•
The TI bit in the UiC1 register is 0 (data present in the UiTB register).
23.5.3
Special Mode 1 (I
2
C Mode)
23.5.3.1
Generating Start and Stop Conditions
(Technical update number: TN-16C-130A/EA)
When generating start, stop, and restart conditions, set the STSPSEL bit in the UiSMR4 register (i =
0 to 2, 5 to 7) to 0 and wait for more than a half cycle of the transmit/receive clock. Then set each
condition generation bit (STAREQ, RSTAREQ, and STPREQ) from 0 to 1.
23.5.3.2
IR Bit
Set the following bits first, and then set the IR bit in each UARTi interrupt control register to 0
(interrupt not requested).
Bits SMD2 to SMD0 in the UiMR register, the IICM bit in the UiSMR register,
the IICM2 bit in the UiSMR2 register, the CKPH bit in the UiSMR3 register
Summary of Contents for M16C Series
Page 846: ...M16C 64C Group R01UH0092EJ0110...
