Phytec phyCORE-i.MX35, Hardware Manual

Page: 20 / 115

phyCORE-i.MX35
12

PHYTEC Messtechnik GmbH 2010 L-734e_1
P
IN
R
OW
X1B
P
IN
# S
IGNAL
I/O SL D
ESCRIPTION
1B VDD_ALIVE - VDD_ALIVE VDD-ALIVE from LDO of power-supply (1.2 V)
2B X_VSTBY O VDD_3V3 I/O signal to PMIC
3B X_OWIRE I/O VDD_3V3 One-Wire bus
4B GND - 0 Ground 0 V
5B X_LCD_HSYNC I/O VDD_3V3 Display horizontal synchronization pulse
6B not connected - - Pin left unconnected
7B X_LCD_CONTRAST O VDD_3V3 Contrast control for display
8B X_LCD_CLS O VDD_3V3 CLS signal for display
9B GND - 0 Ground 0 V
10B X_LCD_FPSHIFT O VDD_3V3 Display Shift Clock
11B not connected - - Pin left unconnected
12B not connected - - Pin left unconnected
13B X_LCD_LD1 I/O VDD_3V3 Input/Output data 1 to display
14B GND - 0 Ground 0 V
15B X_LCD_LD4 I/O VDD_3V3 Input/Output data 4 to display
16B X_LCD_LD6 I/O VDD_3V3 Input/Output data 6 to display
17B X_LCD_LD7 I/O VDD_3V3 Input/Output data 7 to display
18B X_LCD_LD9 I/O VDD_3V3 Input/Output data 9 to display
19B GND - 0 Ground 0 V
20B X_LCD_LD12 I/O VDD_3V3 Input/Output data 12 to display
21B X_LCD_LD14 I/O VDD_3V3 Input/Output data 14 to display
22B X_LCD_LD15 I/O VDD_3V3 Input/Output data 15 to display
23B X_LCD_LD16 I/O VDD_3V3 Input/Output data 16 to display
24B GND - 0 Ground 0 V
25B X_LCD_LD20 I/O VDD_3V3 Input/Output data 20 to display
26B X_LCD_LD22 I/O VDD_3V3 Input/Output data 22 to display
27B X_LCD_LD23 I/O VDD_3V3 Input/Output data 23 to display
28B #CS3_3V3 O VDD_3V3 Chip Select 3 output
29B GND - 0 Ground 0 V
30B #CS5_3V3 O VDD_3V3 Chip Select 5 output
31B EB0_3V3 O VDD_3V3 WEIM enable byte signal
32B #RW_3V3 O VDD_3V3 WEIM Read/Write signal
33B ECB_WAIT_3V3 I VDD_3V3 WEIM End Current Burst / Wait signal
34B GND - 0 Ground 0 V
35B A0_3V3 O VDD_3V3 Address-Line A0
36B A1_3V3 O VDD_3V3 Address-Line A1
37B A3_3V3 O VDD_3V3 Address-Line A3
38B A6_3V3 O VDD_3V3 Address-Line A6