
118
CHAPTER 5 CPU ARCHITECTURE
15
0
PC
+
15
0
8
7
6
S
15
0
PC
α
jdisp8
When S = 0, all bits of
α
are 0.
When S = 1, all bits of
α
are 1.
PC indicates the start address
of the instruction
after the BR instruction.
...
5.3 Instruction Address Addressing
An instruction address is determined by program counter (PC) contents. The contents of PC are normally
incremented (+1 for each byte) automatically according to the number of bytes of an instruction to be fetched each
time another instruction is executed. When a branch instruction is executed, the branch destination information is
set to the PC and branched by the following addressing. (For details of instructions, refer to 78K/0 Series User’s
Manual, Instruction (U12326E).
5.3.1 Relative addressing
[Function]
The value obtained by adding 8-bit immediate data (displacement value: jdisp8) of an instruction code to the
start address of the following instruction is transferred to the program counter (PC) and branched. The
displacement value is treated as signed two's complement data (–128 to +127) and bit 7 becomes a sign bit.
In the relative addressing modes, execution branches in a relative range of –128 to +127 from the first address
of the next instruction.
This function is carried out when the BR $addr16 instruction or a conditional branch instruction is executed.
[Illustration]
Summary of Contents for PD78052
Page 2: ...2 MEMO ...
Page 8: ...8 MEMO ...
Page 16: ...16 MEMO ...
Page 36: ...36 MEMO ...
Page 158: ...158 MEMO ...
Page 174: ...174 MEMO ...
Page 240: ...240 MEMO ...
Page 260: ...260 MEMO ...
Page 340: ...340 MEMO ...
Page 392: ...392 MEMO ...
Page 438: ...438 MEMO ...
Page 482: ...482 CHAPTER 20 REAL TIME OUTPUT PORT MEMO ...
Page 510: ...510 MEMO ...
Page 524: ...524 MEMO ...
Page 560: ...560 MEMO ...
Page 576: ...576 MEMO ...
Page 598: ...598 MEMO ...
Page 602: ...602 MEMO ...