76
CHAPTER 3 CPU ARCHITECTURE
User’s Manual U15798EJ2V0UD
3.3.3 Table indirect addressing
[Function]
Table contents (branch destination address) of the particular location to be addressed by bits 1 to 5 of the
immediate data of an operation code are transferred to the program counter (PC) and branched.
This function is carried out when the CALLT [addr5] instruction is executed.
This instruction references the address stored in the memory table from 40H to 7FH, and allows branching to
the entire memory space.
[Illustration]
15
1
15
0
PC
7
0
Low addr.
High addr.
Memory (table)
Effective a 1
Effective address
0
1
0
0
0
0
0
0
0
0
8
7
8
7
6
5
0
0
1
1
1
7
6
5
1
0
ta
4–0
Operation code