215
CHAPTER 10 WATCHDOG TIMER
User’s Manual U15798EJ2V0UD
(3) Oscillation stabilization time select register (OSTS)
A register to select oscillation stabilization time from reset time or STOP mode released time to the time when
oscillation is stabilized.
OSTS is set by an 8-bit memory manipulation instruction.
RESET input sets the value of this register to 04H. Thus, when releasing the STOP mode by RESET input, the
time required to release is 2
17
/f
X
.
Figure 10-4. Format of Oscillation Stabilization Time Select Register (OSTS)
Address: FFFAH After reset: 04H R/W
Symbol
7
6
5
4
3
2
1
0
OSTS
0
0
0
0
0
OSTS2
OSTS1
OSTS0
OSTS2
OSTS1
OSTS0
Selection of oscillation stabilization time
0
0
0
2
12
/f
X
(410
µ
s)
0
0
1
2
14
/f
X
(1.64 ms)
0
1
0
2
15
/f
X
(3.28 ms)
0
1
1
2
16
/f
X
(6.55 ms)
1
0
0
2
17
/f
X
(13.1 ms)
Other than the above
Setting prohibited
Remarks 1.
f
X
: Main system clock oscillation frequency
2.
Figures in parentheses are for operation with f
X
= 10 MHz