![background image](http://html.mh-extra.com/html/nec/78k0-kd1-series/78k0-kd1-series_user-manual_249250321.webp)
CHAPTER 15 SERIAL INTERFACE CSI10
Preliminary User’s Manual U16315EJ1V0UD
321
Figure 15-5. Timing of Clock/Data Phase
(a) Type 1; CKP10 = 0, DAP10 = 0
D7
D6
D5
D4
D3
D2
D1
D0
SCK10
SO10
Writing to SOTB10 or
reading from SIO10
SI10 capture
CSIIF10
CSOT10
(b) Type 2; CKP10 = 0, DAP10 = 1
D7
D6
D5
D4
D3
D2
D1
D0
SCK10
SO10
Writing to SOTB10 or
reading from SIO10
SI10 capture
CSIIF10
CSOT10
(c) Type 3; CKP10 = 1, DAP10 = 0
D7
D6
D5
D4
D3
D2
D1
D0
SCK10
SO10
Writing to SOTB10 or
reading from SIO10
SI10 capture
CSIIF10
CSOT10
(d) Type 4; CKP10 = 1, DAP10 = 1
D7
D6
D5
D4
D3
D2
D1
D0
SCK10
SO10
Writing to SOTB10 or
reading from SIO10
SI10 capture
CSIIF10
CSOT10