Mitsubishi MELSEC QJ71C24, User Manual

Page: 141 / 442

5 - 3 5 - 3
MELSEC-Q
5 DATA COMMUNICATION USING THE MELSEC COMMUNICATION
PROTOCOL
(2) System settings using the GX Configurator-SC
When it is necessary to change the default values registered in the Q series C24,
perform the settings as indicated in Chapter 9 and register these to the flash
ROM in the Q series C24.
• MC protocol system setting
• Transmission control and others system setting
POINT
To write from the external device to the intelligent function module installed in the
MELSECNET/H remote I/O station during communication using the MC protocol,
check "Enable Write at RUN time" on GX Developer.
5.1.4 Support of multiple CPU system or redundant system
When the external device accesses a QCPU in a multiple CPU system or redundant
system, it is possible to selectively access either a control or non-control CPU in the
multiple CPU system or a control or standby system CPU or System A or System B
CPU in the redundant system by specifying the target QCPU in "Requested module
I/O No." of the QnA compatible 4C frame for the MC protocol.
Refer to the Reference Manual for details.
Refer to Chapter 2 of this manual for the system configuration.
(Example) When multiple CPU No.1 is specified
F
ram
e I
D
N
o
.
46
H
05
H
Se
lf-s
ta
tio
n No
.
Co
m
m
a
nd
Su
b c
o
m
m
a
nd
D
evi
ce
co
de
H
e
ad
de
vi
ce
N
u
m
ber
of
d
e
vi
ce
po
in
ts
S
u
m
che
ck
co
de
38
H
30
H
33
H
30
H
33
H
45
H
30
H
30
H
30
H
30
H
30
H
30
H
34
H
30
H
31
H
30
H
30
H
30
H
31
H
58
H
2A
H
30
H
30
H
30
H
30
H
34
H
30
H
30
H
30
H
30
H
35
H
H
F
L
8
H
0
L
7
H
0
L
0
H
0
L
0
H
0
L
0
H
0
L
1
H
0
L
1 X
L
0
L
5
PC
N
o.
—
0
—
0
H
0
—
0
—
4
H
0
—
0
—
0
—
4
—
3
—
0
—
0
—
0
E
N
Q
S
tat
io
n N
o
.
30
H
35
H
H
0
L
5
Ne
two
rk
No
.
30
H
37
H
H
0
L
7
—
E
33
H
36
H
H
3
L
6
R
e
qu
es
te
d
m
od
ul
e
st
at
io
n N
o.
R
e
qu
es
te
d
m
od
ul
e
I/
O
No
.
(Command massage of the QnA compatible 4C frame format 1)
REMARKS
• When using the Q series C24 in a multiple CPU system, it is necessary to specify
the QCPU that controls the Q series C24 (hereinafter referred to as the control
CPU) using GX Developer.
• It is also possible to mount a Q series C24 of function version A in a multiple CPU
system. In this case, it is only possible to access the control CPU (CPU No.1).
• It is only possible to access the control CPU if data is communicated by means of
frames other than the QnA compatible 4C frame.
• When the Q series C24 is mounted on the extension base unit of the redundant
system, the access target (control system CPU or standby system CPU and
system A CPU or system B CPU) that can be specified varies depending on each
command.
For details, refer to QnPRHCPU User’s Manual (Redundant System).