LAPIS Semiconductor ML610471, User Manual, Page: 77 / 281

ML610471/472/473/Q471/Q472/Q473 User's Manual
Chapter 5 Interrupt
5-15
5.3.1 Maskable Interrupt Processing
When an interrupt is generated with the MIE flag set to “1”, the following processing is executed by hardware and the
processing of program shifts to the interrupt destination.
(1) Transfer the program counter (PC) to ELR1
(2) Transfer CSR to ECSR1
(3) Transfer PSW to EPSW1
(4) Set the MIE flag to “0”
(5) Set the ELEVEL field to“1”
(6) Load the interrupt start address into PC
5.3.2 Non-Maskable Interrupt Processing
When an interrupt is generated regardless of the state of MIE flag, the following processing is performed by hardware
and the processing of program shifts to the interrupt destination.
(1) Transfer PC to ELR2
(2) Transfer CSR to ECSR2
(3) Transfer PSW to EPSW2
(4) Set the ELEVEL field to “2”
(5) Load the interrupt start address into PC
5.3.3 Software Interrupt Processing
A software interrupt is generated as required within an application program. When the SWI instruction is performed
within the program, a software interrupt is generated, the following processing is performed by hardware, and the
processing program shifts to the interrupt destination. The vector table is specified by the SWI instruction.
(1) Transfer PC to ELR1
(2) Transfer CSR to ECSR1
(3) Transfer PSW to EPSW1
(4) Set the MIE flag to “0”
(5) Set the ELEVEL field to“1”
(6) Load the interrupt start address into PC
Reference:
For the MIE flag, Program Counter (PC), CSR, PSW, and ELEVEL, see “nX-U8/100 Core Instruction Manual”.