GE Power Management
LPS-D Line Protection System
3-
13
3 HARDWARE DESCRIPTION
3.3 PRINTED CIRCUIT BOARD MODULES
3
Figure 3–10: BLOCK DIAGRAM OF THE SYSTEM PROCESSOR (i960 CPU)
EEPROM
32K x 8
CAP-
BACKED
REAL
TIME
CLOCK
TIMER
COUNTER
CAP-
BACKED
RAM
128K x 16
(512K x 16)
i960
P R O G R A M
FLASH
M E M O R Y
STATIC
RAM
WDT
CLOCKOUT
COUNTER
CLOCK
GENERATOR
24.576 MHz
INTERRUPT
ENCODER
SYS-DAT
TRANSCEIVER
BUFFER
M E M O R Y
C O N T R O L L E R
SYS-ADD
BUFFER
R E S E T
C L O C K
ADDRESS
D A T A
C O N T R O L
XINT
BUFFER
LATCH
TRANSCEIVER
LOCAL DATA BUS
LOCAL ADDRESS BUS
DATA BUS
PIPELINED / BURST
ADDRESS BUS
SYSTEM ADDRESS BUS
CHIP SELECTS
BYTE ENABLE
SIGNALS
SYSTEM BUS
CONTROLS
SIGNALS
SYSTEM BUS
INTERRUPT
Summary of Contents for LPS-D
Page 2: ......
Page 4: ......
Page 226: ...7 4 LPS D Line Protection System GE Power Management 7 1 RATINGS 7 SPECIFICATIONS 7 ...
Page 284: ...10 20 LPS D Line Protection System GE Power Management 10 8 HELP MENU 10 ALPS TEST PROGRAM 10 ...
Page 412: ...C 34 LPS D Line Protection System GE Power Management C 3 POINT LISTS APPENDIXC C ...
Page 416: ...D 4 LPS D Line Protection System GE Power Management D 1 KEYPAD MENUS APPENDIXD D ...
Page 422: ...F 2 LPS D Line Protection System GE Power Management F 1 WARRANTY INFORMATION APPENDIXF F ...
Page 436: ...xiv LPS D Line Protection System GE Power Management INDEX INDEX ...