Fujikura FSM-50S, Instruction Manual

Page: 45 / 92

41
Splice Menu
Parameter Description
Cleave Limit
An error message is displayed if the cleave angle of either the left or right
fiber ends exceed the selected threshold (cleave limit).
Loss Limit
An error message is displayed if the estimated splice loss exceeds the
selected threshold (loss limit).
Core Angle
Limit An error message is displayed if the bend angle of the two fibers spliced
exceeds the selected threshold (Core Angle Limit).
Cleaning Arc
A cleaning arc burns out micro dust on the surface of the fiber with an arc
discharge for a short period of time. The duration of the cleaning arc can
be changed by this parameter.
Gap
Sets the end-face gap between the left and right fibers at the time of
aligning and pre-fusion discharge.
Gapset Pos.
Sets the relative position of the splicing location to the center of
electrodes. Splice loss may be improved in the case of dissimilar fiber
splicing by shifting [Gapset Pos] towards a fiber whose MFD is bigger
than the other fiber MFD.
Prefuse
Power
Sets the power of the prefuse arc, which is an arc discharge occurring
from the beginning until the fibers begin stuffing. If [Prefuse Power] is
set too low, axial offset may occur if cleaved angles are relatively poor. If
[Prefuse Power] is set too high, fiber end faces are fused excessively and
splice loss gets worse.
Prefuse Time
Sets the duration of the prefuse arc, which is arc discharge occurring from
the beginning until the fibers begin stuffing. Longer [Prefuse Time] is
synonymous with higher [Prefuse Power].
Overlap
Sets the overlap amount of fibers at the fiber stuffing stage. Relatively
small [Overlap] is recommended if the [Prefuse Power] is low, while
relatively large [Overlap] is recommended if the [Prefuse Power] is high.
Arc1 Power
Arc discharge can be separated into two stages. Arc1 Power is the first
stage. This sets Arc1 Power.
Arc1 Time
Sets Arc1 time.
Caution If Arc1Time is set 1 sec. or less and Arc2 Power is set to "OFF",
the splice may break during proof-test stage.